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Abstract 
Abstract of thesis entitled: 
A Low Power Signal Front-End for Passive UHF RFID Transponders with a New 
Clock Recovery Circuit 
Submitted by CHAN Chi Fat 
for the degree of Master of Philosophy 
in Electronic Engineering 
at The Chinese University of Hong Kong 
in September 2009. 
Over the past decade, a trend in logistic and supply chain management system is 
to move towards fast，real-time and continuous identification and monitoring of goods. 
Radio Frequency Identification (RFID) widely considered the best technologies to 
meet these demands. In a passive RFID system, the transponder is a cost dominating 
factor and its performance is often most critical to the reliability of the whole system. 
Within the transponder, its signal front-end is the most important part, a good design 
of which can bring up the overall performance of the system. 
This research focuses on the improving the performance of the signal front-end 
of Ultra-High-Frequency RFID passive transponders via innovative circuit 
architectures. 
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First, a new Amplitude Shift Keying (ASK) envelope detector is proposed, which 
enlarges the input power range by more than 8 dB compared to an ordinary design 
and is ranged from -10 dBm to +18 dBm according to simulations. This makes the 
transponder not only work in the far field range but also work when the transponder is 
placed close to the interrogator. The improvement is achieved via an adaptive current 
loading technique in the envelope detector. The ASK demodulator is implemented in 
0.13卞m C M O S process. It occupies an active chip area of 110|im x 160|xm and 
consumes less than l - j iW in simulation. 
Second, a new clock recovery circuit, which generates a clock frequency of 
2.56 M H z insensitive to Process-Voltage-Temperature (PVT) variations, is presented. 
Fabricated in a 0.18-|im C M O S technology, the proposed design, while consumes less 
than 2 |i,W, reduces the clock frequency variation due to PVT variations to within 
-3.2% to +1.2%, which fulfills the clock accuracy requirement in Electronic Product 
Code (EPC) standard. A benefit of this technique is elimination of post processing 
treatment cost. 
Finally, a clock-divider-chain reuse method, which embeds the Pulse-Interval 
Encoding (PIE) decoder into the clock generator, is introduced to save power for the 
entire transponder. Fabricated in 0.13-|im C M O S process, the complete RFID 
front-end occupies an active area of 240^m x 260|im, and consumes only 850 nW in 
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measurement. 
. . • � . . . . . ‘ • 
.. , . . 
‘ . • . . . 
、 ， . • . ‘ 
- . . . . . . . - - , . . . . . 
• . . . . . 
. ‘ 
f ‘ 
























法的前端信號處理器只用了240^1111 X 260^1111的空間和在量度時只用了85011\^� 
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1. Introduction 
1.1. Motivation and RFID Overview 
The trend in the automated industry is to move towards fast and real-time 
identification, further improving the level of accuracy needed to enable continuous 
identification and monitoring. One of the technologies that made this concept viable is 
known as Radio Frequency IDentification, RFID. There are numerous applications 
including: logistics, access control, transportation, plants/animals management, 
biometric passports, etc [1-1]. 
A RFID system should have two entities, interrogator or reader, and transponder 
or tag. The RFID transponder is attached to the tracking object and gives an ID to it. 
The RFID interrogator is responsible to track the transponders in its reading range. 
The interrogator is responsible for reading or writing information to the transponders. 
If the transponder is semi-active or passive type, the interrogator will also provide the 
operating power to the transponders. The link between interrogator and transponders 
is wireless as shown in Fig 1-1. The carrier frequency of the RFID system can be 
microwave (2.4 GHz), UHF (900 MHz), VHF (433 MHz) and lower frequencies 
(135 kHz, 13.56 MHz and 27.12 MHz). The operation region of microwave, UHF and 
VHF is normally in far-field region and those lower frequencies counterparts operate 
in near-field region. The near-field operation uses inductive coupling wireless link 
method and the far-field one is of plane-wave propagation. Many reports point out 
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that the far-field operation gives a longer reading distance than the near-field 
operation [1-2] [1-3]，[1-4] because the higher frequency in UHF and microwave 
makes the antenna size smaller and is more effective to capture/transmit radio power. 
Y ^ d a t a — • Y 
Interrogator� powei^ -^ - Transponder 
Fig 1-1 RFID system overview. 
Normally, inside the reading distance of an interrogator if there is more than one 
transponder, this is referred to as a dense tag environment. It is also possible that there 
is more than one interrogator in the range and this is referred to as a dense reader 
environment. For a dense tag environment, there are cases that more than one tag 
response to the reader at the same time and thus makes the reader confused about the 
received information. In this case, a Tag Anti-Collision feature must be implemented. 
For a dense reader environment, the RF fields of two or more readers may overlap and 
interfere. This can make the same tag being read more than one times by different 
readers. This phenomenon is referred to as reader collision. Mostly the collision 
problems are dealt by the RFID standard. There are two major and competing 
standards in the market. They are ISO 18000 and EPCglobal. 
1.2. Research Objectives 
Though the ftinctionality of RFID system can be assured by complying with the 
standards, the RFID systems still face many challenges like the cost matter and the 
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system metrics. 
Cost matter is commonly dominated by transponders in the RFID system. For 
example, in a stock management system, the stock in a warehouse may change very 
frequently and each item of goods has a transponder stuck on it. Therefore, the 
amount of transponders increases day by day and will be the biggest cost contributor 
in the RFID system. Some articles stated that each transponder should be cost less 
than 5 cents US to enable RFID system being a cost effective system [1-5] [1-6]. The 
use of C M O S technologies definitely helps in the cost issues as C M O S technologies 
are a well accepted, mature and low-cost IC solution. The cost presently is still higher 
than the stated target and is 50 cents US in 2004 [1-6]. In 2009，5 cents tag is only 
viable by high order volume [1-7]. Besides that the use of C M O S technology has an 
impact to the cost, the choice of a particular C M O S process and post processing 
treatment can also significantly affect the overall cost. 
Some essential performance parameters like data rate, reading distance place 
important influence on whether or not adopt an RFID system in a business. 
Signal processing front-end is a crucial part in the transponder determining how 
good a the transponder can be. Also the design of a robust front-end can not only 
boost up the transponder performance, but also reduce cost on keeping a stable overall 
performance of each transponder. In this research, some design techniques have been 
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proposed to reduce the requirement on post processing treatment. A few CMOS 
processes have been explored during the research. Thus some comparison can be 
made for the effectiveness on implementing the RFID transponder in different CMOS 
processes. 
1.3. Thesis Organization 
The rest of this thesis is mainly divided into four parts. 
In chapter 2, an introduction to the RFID transponder is given. The functional 
group sectioning of the transponder is presented and the position of signal front-end 
of a transponder is defined. The general design challenge of a transponder is 
addressed and a comparison is made among reported C M O S transponder designs. 
In chapter 3, the design of one of the functional blocks, ASK demodulator, in the 
transponder signal front-end is covered. The design challenges of this functional block 
are highlighted and a new circuit is proposed to tackle them. 
In chapter 4，another functional block, the clock generator, is presented. New 
circuit techniques have presented to lower its power and improve its frequency 
accuracy. 
In chapter 5, the modulator is covered. The design methodology for this 
functional unit is introduced. 
Finally a conclusion is made in chapter 6 summarizing the works done. A remark 
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for possible future development of this research is also given. 
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2. Overview of Passive UHF RFID Transponders 
2.1. Types of RFID Transponders and Design Challenges of 
Passive RFID Transponder 
RFID transponder is a low power consuming unit. There are three types of RFID 
transponders, namely active type, semi-active type and passive type. The main 
different between active type and passive type is that the active RFID transponder has 
an internal power source (battery) while the passive RFID transponder doesn't. The 
only power source of the passive RFID transponder is from the RP field of the 
interrogator. Semi-active one also has an internal power source. Semi-active 
transponder is capable to use power of its own or to use the RF field power from the 
interrogator. Semi-active type normally has a longer life time than active one. Some 
semi-active transponders are even capable to recharging its battery from the RF field 
for extending their life time [2-1]. The major advantage of having internal supply is 
that the reading range of RFID system is long, possibly exceeding 100 meters [2-2]. 
However, the drawback of semi-active and active transponders is that they will 
not function if the battery life is over. Also the cost for built-in battery is high and the 
extra process for manufactory may reduce the yield of the product. Thus the passive 
RFID transponder provides a more robust solution for the RFID system in the long 
term. 
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The general challenge of passive RFID transponder is come from the lack of 
power resource. (1) is the Friis relation, 
Pr-P-G 奋 (1) 
Pr is the transponder received RF power. PEIRP is the equivalent isotropically radiated 
power from interrogator and is at most 4 W in US and is at most 2 W in Europe [2-3]. 
Gr is the transponder antenna gain. X is the wavelength of the carrier. In this project 
the 900-MHz carrier is used and thus \ is 0.33 m. d is the reading distance from 
interrogator to the transponder. 
Supposed that Gr is 1 and transponder is 5 meters away from interrogator with 
4-W PEIRR From (1), Pr is about 110 |xW. Accounting the typical low (20%) power 
efficiency of the AC-to-DC converter in the transponder and the mismatch of antenna 
to the transponder, the available internal DC power can be as low as 10 fxW. The very 
limited power resource requires that the design of the entire RFID transponder be 
power-consumption aware. Some chip area may be scarified for lowering the power 
consumption. Low power resource also makes more complex circuit to maintain 
robustness or performance of the RFID transponder hard to implement. But, it is 
noticed that the specification in some standards can be quite harsh to the design 
without more sophisticated circuit. The dilemma between power consumption and 
performance always exists. In the research, some proposed works are given for 
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solving such dilemma. 
2.2. Selection of Carrier Frequency 
The transponder is originally not part of a product; nevertheless people want to 
give an ID to the product for better supply chain management. Thus the size of the 
transponder should be small especially when the object is small in size. Commonly, 
the size of the transponder is dominated by the antenna size. The reduction on the 
antenna size for smaller transponder can make the antenna being an ineffective one 
which gives an extra penalty on captured RF power for the transponder. Fortunately, 
the effectiveness of transponder antenna is related to the frequency too. In general, the 
higher the carrier frequency, the smaller the antenna can be for still being an effective 
antenna. For example, the effective size of monopole antenna is 1/4 X. Thus 900-MHz 
(UHF) carrier yields an 8.25-cm antenna size which is the size of a Visa card. For 
other popular low frequency one, like 27 MHz carrier frequency, the antenna size can 
be larger than 2 meters. But using too high frequency can lead to a high space loss. It 
is because space loss is proportional to f � . T h e loss factor of 2.4-GHz carrier is 7 
times larger than 900-MHz one. So the use of UHF can enhance the reading distance 
of RFID system while maintaining a practical size for each transponder. 
2.3. Description of Transponder Construction 
Fig 2-1 shows a simplified construction of a typical passive RFID transponder 
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which is mainly comprised of four parts, namely, the antenna, the power-generating 
circuits, the signal front-end, and the base band processor. This RFID transponder is 
designed for EPC Class-1 Generation-2 standard. 
y i / Power-Generating Circuits 
Voltage _ _ ^ LDO 
Multiplier Regulator 
Signal Base Band 
Front End Processor 
‘ ASK “ ~ ~ 
^ ^ „ J , ‘ w Decoder Demodulator • 
r z T z 
Clock fosc ^ ^ ^ Command 
Generator Handler 
ASK , H T “ " “ 
‘ ― — � ， J 1 ‘ Encoder 
Modulator 
Fig 2-1 RFID transponder simplified building blocks. 
2.3.1. Power-Generating Circuits 
In this research on RFID transponder design, there are one voltage multiplier and 
a low dropout (LDO) for supply voltage regulation in the power-generating circuits. A 
voltage multiplier is used for converting the A C power in the RF field to D C for the 
internal power supply. The L D O is used to perform further D C regulation to enhance 
DC output quality. 
Fig 2-2 shows a typical N-stage voltage multiplier architecture and it is used in 





Fig 2-2 Voltage multiplier used in the RFID transponder. 
The circuit converts the RF power to VDC for DC supply of the transponder. The 
capacitor CDC is used to store energy for the transponder to maintain operation in case 
no RF power exists in a short period. In EPC C1G2 standard, Amplitude Shifted 
Keying (ASK) modulated RF signal is for downlink communication (reader to tag). 
There are attenuated state period, PW, as illustrated in Fig 2-3. The period can be as 
long as 13.2 |xs [2-4] in EPC C1G2 protocol. During the period of no RF signal, the 
supply voltage drops due to energy consumption from CDC- But during the period of 
having RF signal, the supply voltage is raised up by the charging of the RF power. 
The VDC and incoming ASK signal is shown in Fig 2-3. 
unattenuated PW 
RFQOOMHZ ^ 
^ ^ ^ ^ ^ i 
attenuated i i 
V D C 
• ！ ！ 
• 
Fig 2-3 ASK modulated RF signal and the power supply curve. 
Supposed that the tolerable supply voltage variation is limited to 0.2 V and 
average current consumption is around 5 |xA. Then 66-pC charges are taken away 
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from CDC for 13.2-^s long no RF power period. So at least 330 pF CCD is needed for 
the RF power starving period for less than 0.2-V VDC drop. In the chosen fabrication 
technology, the capacitance density for MIM capacitor is around 1.1 mF/m^. So the 
capacitor CCD is at least 300 NM^ that is 550(im X 550|im. Thus it is not area effective 
to use MIM capacitor. MOS capacitor can be used as alternative. The capacitance 
density is 12 mF/m^ for MOS capacitor, which is about 12 times more area effective 
than the MIM capacitor. However, the leakage of MOS is likely to be more serious 
when the technology advances. TABLE 1 shows the measured leakage current for 
M O S capacitor CDC in umc-130nm process and Fig 2-4 shows the measurement setup. 
Sub-nano order offset current and input bias current 
Voc(V)|Leakage current (^A) @ different Qo valuel & 隱 high impedance 
120pF 190pF 760pF 1.4nF > ~ ~ L To voltage meter 
k � ~ — — — • 
0.4 0 0.2 0.1 0.5 j> 厂 
0.5 0 0.35 0.15 0.8 A 
“ " " “ 0 ^ ^ " " “ ^ 0 I Can be laser trimmed 
0.7 0 0.7 0.55 3.4 丫 M / \ 
0.8 0.1 0.93 1 7.5 丄 丄 广 
t-j-s / - p r - p CDC 
0.9 0.2 1.15 1.85 6.6 J " ~ ‘ ‘ 
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Fig 2-4 Measurement setup for obtaining value 
1.2 1.1 2.8 8 19.2 
listed in TABLE 1. 
1.25 1.4 3.3 9.8 23 
1.3 1.7 3.9 12.1 27.3 
TABLE 1 Measured leakage current for various 
Ccd at different Vdc-
From TABLE 1，the leakage current for CCD @760pF and V D C @ 1 . 2 V is 8 ^A. It 
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is unacceptably high leakage when compared to the current consumption of the 
transponder. The leakage not only adds a heavy loading to the transponder, but also 
directly degrades the use of CCD. TO cope with the problem, the high gate breakdown 
MOS capacitor is used and its nominal operating voltage is 3.3 V rather than 1.2V for 
regular one. But the capacitor density is reduced to 4.4 mF/m^. The total area is 
increased by 2.5 times and is roughly 280|im x 280|xm for 330 pF. In fact, the used 
value of CDC is >800 pF and the transponder have one more such capacitor at the 
output of LDO. The area of such capacitors is more than 800 jxmXSOO |im in the 
transponder and therefore can occupy much of the area of the transponder. Due to the 
presence of leakage current, the technology scaling actually does not give much 
advantage on area consumption, unless the leakage in scaled technology can be 
reduced using new techniques such as high-K metal gate. Fig 2-5 shows the area 
usage of energy storage capacitors in transponder in umc-90nm technology. 
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Fig 2-5 Full transponder view for umc-90nm technology. 
Besides the leakage problem, the threshold of the transistor is also a problem. 
Though it can ease the leakage problem, a high threshold transistor raises problems in 
designing an effective voltage multiplier. This is especially true in older technologies 
like ams-350nm which do not offer low threshold transistors. The voltage input needs 
to be as high as 1 V to generate the internal required DC supply in the transponder. 
Therefore, the reading distance of the system will be degraded. 
So to balance the leakage and threshold problem, umc-180nm has a better 
performance. 
The measured line regulation input range of the LDO designed for this project is 
listed in TABLE 2. A 0.2-V variation of VDC is allowable for the output voltage 
variation of the voltage multiplier. 
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Process umc-180nm umc-130nm umc-90nm 
LDO input range 1.6V to 2V I . IV to 1.5V 0.9V to 1.2V 
LDO output Voltage 1.5V IV 0.7V 
'TABLE 2 Measured LDO input range. 
2.3.2. Base Band Processor 
Baseband processor is a part built to comply with EPC C1G2 standard. In the 
standard, the transponder should embed the main features like the tag anti-collision 
protocol, cyclic-redundancy check (CRC) error detection scheme, modulation 
encoding for backscattering, decoding for demodulated downlink data, inventory 
status of RFID system, and memory interface. 
The tag anti-collision method in the protocol is mainly based on a 16-bit 
pseudo-random number generator in each transponder. The number is passed to the 
interrogator which uses the specific generated number as a key to communicate with 
the dedicated transponder. The transponder compares the received number. If the 
number from the transponder is the same to its own, backscattering is enabled for the 
particular transponder. 
For CRC, the protocol uses CRC-16 and CRC-5. The polynomial for CRC-16 is 
x'' +x' +\ and for CRC-5 is + \ . 
The modulation encoding uses FMO or Miller method. And FMO is an easy 
‘ T h e measurement results are obtained from Mr. Guo Jianping. 
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encoding method. Miller is more complex method but suitable for interrogator dense 
environment [2-5]. 
The encoding method is pulse-interval encoding (PIE). There should be a 
decoder built-in the baseband processor. However, there is advantage on power 
consumption by integrating the decoder into the signal front-end part. The description 
of PIE decoding and works done are presented Section 4.4.3. 
The implementation of this part is mainly digital circuits. The power 
consumption of the implemented processors is listed in TABLE 3. 
Process umc-180nm umc-130nm umc-90nm 
Power consumption 1.1 ^W 0.5 ^iW 3.3 |iW 
^TABLE 3 Measured ower consumption of baseband processor implemented in different technology. 
The variation of power consumption is because the circuit implementation and 
functions are difference in different processes. 
2.3.3. Signal Front-End 
Signal front-end mainly includes three functional blocks. They are demodulator, 
clock generator and modulator. 
The function of demodulator is to demodulate the ASK downlink signal. The 
clock generator is used to generate the clock frequency needed for PIE decoder, 
backscattering encoder, and clocking for command handler in baseband processor. 
The modulator is used to modulate the input impedance of the whole transponder for 
2 The measurement results are obtained from Mr. Shi Wei Wei. 
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backscattering communication. 
The implementation of signal front-end can greatly affect the performance of the 
transponder. For instant, the sensitivity of ASK demodulator affects the reading 
distance of the transponder. But putting too much resource on sensitivity may affect 
the ability of the demodulator to react to high power input when the transponder is put 
close to the interrogator. Moreover in some transponder designs, the major power 
consumption of the transponder can be the clock generator [2-5]. How to minimize 
the power consumption is a problem. Besides power consumption, the clock 
frequency accuracy can be an issue for RFID system [2-4]. In general, if the power 
consumption of the clock generator is low, the clock frequency will not be accurate 
enough from time to time and tag to tag. One of the major impacts to the clock 
frequency accuracy is the process variation. This may lead to the need of post 
fabrication trimming for lots of transponder and directly increase the cost of the 
system. 
In all, signal front-end of the transponder is very important. This thesis put most 
research works on this part. The details on the three functional blocks in signal 
front-end are covered in later chapters. 
2.4. Summary 
In this chapter, the passive RFID transponder is introduced. The reason for using 
30 
UHF to be the carrier frequency is based on the balance between antenna size and 
space loss. The design challenges of RFID transponder are mainly on the power issue 
and process characteristics. To investigate the impact of different process, the designs 
of the RFID transponder are implemented in different processes. They are CMOS 
350nm, 180nm, 130nm and 90nm. Furthermore, some measurement results for power 
generating circuits and baseband processor have presented. Based on the results a few 
discussions about the implementation of transponder on different processes have been 
mentioned. It has shown that the performance or the area consumption for RFID 
transponder is not necessarily better when technology advances. 
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3. ASK Demodulator for EPC C-1 G-2 Transponder 
3.1. ASK Demodulator Design Considerations 
In this design, the modulation method for interrogator to transponder 
communication (downlink) is Amplitude Shifted Keying (ASK) modulation which is 
complying with the EPC C1G2 standard [3-1]. The carrier frequency is 900 MHz 
(UHF range). Before processing the signal from the interrogator, the transponder 
needs to demodulate the signal and this is the task of ASK demodulator in signal 
front-end of transponder. Fig 3-1 illustrates the function of ASK demodulator. 
^ ^ 二 < t s � 
A ASK A 
^ / Demodulator |___J 
Fig 3-1 ASK demodulation input and output. 
3.1.1. Recovered Envelope Distortion 
Fig 3-1 is just a perfect recovery of ASK envelope, that is the envelope of the 
ASK modulated signal recovered without distortion. The practical recovery of ASK 
envelope is shown in Fig 3-2. 
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Fig 3-2 Practical recovery of ASK modulated envelope. 
The duration of an ASK modulated symbol tsymboi consisted of an unattenuated 
state of carrier followed by an attenuated state of carrier [3-1]. The distortion on this 
part is low because the path of circuitry is the same and the environment experienced 
at the first rising edge and at the adjacent rising edge is almost the same. Moreover, 
the duration of tsymboi is at least 6.25-fxs long [3-1], so the jitter noise has negligible 
effect. Therefore the recovered duration of the ASK envelope for the same duration 
should be tsymboi again. 
The major shape impairment is often the duration PW. There are mainly two 
causes to the distorted duration PW. First one is the asymmetry of rising time tr and 
falling time tf of the recovered envelope in envelope detector. Another is the offset in 
the data slicer. The former one is commonly dominated. 
Another important impairment is the delay of the recovered envelope to ASK 
signal td. One of the usages of the recovered envelope is to signify whether there is RF 
power at the antenna. If there is delay, the sign of RF signal status is not correct. In 
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some transponder, this delay can degrade the performance of the transponder. For 
example, if the reverse leakage of the voltage multiplier or LDO is large, the sign of 
no RF power can prevent the leakage by switch off the leakage path. And some try to 
use injection lock divider [3-2]，[3-3] to recover the clock frequency in the carrier. 
And the detection of whether RF power present is essential to the function of the 
injection lock divider. In this case, the sign of RF power is needed to enable the 
locking of the clock derived from RF signal. 
3.1.2. Input Power Level Considerations 
The performance under different input RF power is needed to consider in 
ordinary receiver. One of the interested power levels is the minimum detectable input 
power that is the sensitivity. Another is the maximum input power that the receiver 
can stand for. However the internal power available for the transponder is very low. 
The receiving end cannot have complex circuits. So not like ordinary receiver, the 
receiving end of a transponder does not have a variable gain amplifier (VGA), which 
can adjust its gain for adapting to large range of RF power input, before passing signal 
to the demodulator. ASK demodulator is the most front-end element in the signal 
front-end part. Therefore the design of ASK demodulator is not only to consider the 
accuracy of recovered envelope shape, but also is to consider the sensitivity and the 
maximum input RF power that the demodulator can stand for. 
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Shown in Fig 3-3 is a general adopted architecture of ASK demodulator in RFID 
transponder. It consists of an envelope detector and data slicer. The envelope detector 
will recover the ASK envelope and generate a power level reference. The data slicer 
will act as a comparator to compare the recovered envelope to the power level 
reference. After the comparison, the ASK envelope is converted to rail-to-rail signal in 
the transponder. 
Env_ Recovered 
RF900MHZ ‘ Envelope „ ^ ^^ K Env ——• _ , / Data Sheer • Detector 
Fig 3-3 General architecture of ASK demodulator in RFID transponder. 
In ordinary receiver design, a good sensitivity of receiving front-end may lead to 
linearity problem when input signal is large. The distortion from the non-linearity will 
limit the maximum input tolerable power. A similar trade off exists for the ASK 
demodulator design. A high sensitivity ASK envelope detector in the ASK 
demodulator can saturate the data slicer when input power is large. Generally a good 
sensitivity and a large dynamic range of ASK demodulator is needed. The dynamic 
range of the ASK demodulator is defined by maximum tolerable input RF power 
minus the sensitivity. 
In Section 3，some design considerations and methods are introduced to improve 
the sensitivity and increase the working dynamic range of the ASK demodulator. 
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3.1.3. Input RF power Intercepted by ASK Demodulator 
The ASK demodulator and voltage multiplier are both connected to the antenna 
as shown in Fig 3-4. The function of voltage multiplier is used to convert the input RF 
power to a stable DC power output. The present of ASK demodulator will reduce the 
power output of voltage multiplier by sharing the input power from the antenna. So in 
the design, the power captured by the ASK demodulator from antenna is needed to 
consider especially when the RF input power is low. 
, j ) T Voltage VDC 
J ^ L p V Multiplier 一 
I a S K J " “ ^ l ^ A S K 
，D e m o d u l a t o r 
Fig 3-4 Connection of voltage multiplier and ASK demodulator. 
3.2. ASK Demodulator Design From [3-4] 
The first design of ASK demodulator is adopted from reference [3-4]. The circuit 
is shown in Fig 3-5(a) and Fig 3-5(b). With referring to Fig 2-2, there are two 3-stages 
voltage multiplier branches in the envelope detector. One has output Venv which is the 
recovered the ASK envelope and another has output F^y which is the generated power 
level reference. 
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(a) 
Fig 3-5 (a) ASK Demodulator and (b) data slicer for (a). 
3.2.1. Envelope Waveform Recovery Design 
The simulation waveforms of ASK demodulator are in Fig 3-6. According to the 
RF input as in Fig 3-6(c), the output of the envelope detector, Venv and Kef are plotted 
in Fig 3-6(b). F^ / i s slow in respond to the RF input but Fe„v is a lot faster in relative 
to Vmf. Vref IS always below Vem when input power appears. The comparison of Kim 
and F^/by the data slicer will gives the ASK demodulated output in Fig 3-6(a). 
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Simulated ASK demodulated signal 
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Fig 3-6 Simulation waveforms of the ASK Demodulator in Fig 3-5(a). (a) ASK demodulator output 
(b) Envelope detector output Ve„v and V f^. (c) Input RF waveform. 
The input power level is changing due to the distance between transponder and 
interrogator. The voltage level of Vmf is proportional to the signal amplitude of RF 
input. The use of V^f to be comparison reference for Vem rather than using a fixed 
voltage level is that this arrangement can improve the recovered PW accuracy. 
Consider that a fixed voltage is used. When the power input is low, the amplitude 
of Venv will be low too. To maintain the sensitivity, the low amplitude of Ve„v should 
be still higher than Vref. So the fixed F^/should be set low enough. But when the input 
power is high, Ve„v will be high. Then the comparison point of Venv and V^/ is in low 
amplitude as the fixed reference Vre/is low. As a result, PW is shortened. 
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3.2.1.1. Voltage Multiplier Branch for Generating Ve„v 
To generate a quick respond of signal Vem to input ASK RF signal envelope, the 
rise time and fall time of Venv generated by the voltage multiplier branch should be 
short in response to the ASK RF input. 
R F feed through > 
• ,'Cpar 
！ 
^J^in一 j I 丨 p—^ ！ V e n v 
K'harge 广 
^env p , 
^ I Mdenv 
^ X % 
Fig 3-7 Last stage of voltage multiplier for generating Venv output. 
In Fig 3-7, it shows the last stage of voltage multiplier for developing Venv When 
ASK envelope is high, the power will be plenty from the antenna. Thus the charge up 
current is overwhelming for charging up Venv Since Icharge is plenty, the development 
of Venv is fast and normally the rise time is within 100 ns. 
When there is no RF signal during PW, there is only Idischarge- The discharge 
speed of Vem depends on two factors which are the size of capacitor Cem and the 
magnitude of Idischarge-
Generally, a small CEM and a large I DISCHARGE value can help to increase the 
discharge speed. However, a too large Idischarge will reduce the recovered amplitude of 
Venv and thus sensitivity is harmed. This detail will be discussed in Section 3.2.2. 
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Moreover, the size of Cem is needed to be large to suppress ripple A Few in Venv as in 
Fig3-8(c) . 
賴卞 " x j r y ; 〜 T ^ v 。 . 
、、、、、、.)乂乂, 、、、、」、、、、J, -L-l U . 
(a) (b) (c) 
Fig 3-8 Ripple source from (a) hharge and Ijischar^ e, and (b) parasitic capacitance Cpar- (c) Resultant ripple 
on Venv plot with 
A large ripple AVe„v can reduce the clearance between Venv and Vref. If Vem and 
Fa /a re overlapped, the data slicer followed it may not be able to function probably. 
There are mainly two sources contributing to the ripple size. They are the 
discharge current magnitude Idischarge and the size of parasitic capacitance Cpar in the 
rectifier transistor of the transistor in the rectifier denoted in Fig 3-7. 
As following is the ripple size due to Idischarge-
1 rr Idisch arg c '^900MHz 。、 
A 厂em>_/ ® ^ 、么J 
env 
Just as ordinary rectifier, the discharge and charge up action in each period of 
AC signal will lead to ripple. T W m h z is the period of 900-MHz RF input and is 
1.11 ns. Cenv is the storage capacitor for Venv 
(3) is the ripple due to Cpar. 
(3) 
^cnv 卞 ^ par 
The present of Cpar will lead to RF signal feed through into the storage capacitor Cem-
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This forms a capacitor divider for RF input signal to 厂赚 Va rf is the amplitude of RF 
signal. 
The summation of (2) and (3) will give the size of ripple AVem- The design of 
Cenv and Idischarge will try to strike balance on trading off sensitivity, ripple size and 
discharge time. The design will be mentioned in Section 3.2.2. 
3.2.1.2. Voltage Multiplier Branch for Generating Vref 
One of the requirements of Vref is that the response to RF input is slow. To 
accomplish this, the discharge current for it is designed to be small and the capacitor 
for storing Vref is to be large. Generally, the discharge current is limited to keep the 
amplitude of Fn./smaller than Vem when RF signal exist. And the size of capacitor is 
limited by the area consumption. 
Another requirement is the amplitude of K^f, In this design, the number of stages 
of f V branch is the same as Ve„v. This is to try keeping F^y below Knv when RF input 
exist through other parameters like threshold voltage of transistors, transistor size and 
early stage capacitor size in the voltage multiplier. 
3.2.2. Design Considerations for Sensitivity of ASK Demodulator 
The developed voltage at the output of a voltage multiplier [3-5] is given by 
「-++遍 1 (4) 
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N is the number of stages. Va is effective amplitude of input RF. V,h is the threshold 
voltage of the transistors. / � i s the loading current (i.e. lascharge) and the leakage 
current in each rectifier stage. W/L is the transistor size. Following is the computation 
of Va from amplitude of RF input Vajf. 
I 長 ( 5 ) 
The major determining factor of lowest detectable Vajf is the threshold voltage of 
the transistors, V,h. So people try to use Schottky diode in some process. Schottky 
diode has a low conduction threshold and low leakage in general. But in the process 
umc-90nm, only low threshold CMOS is available. The threshold voltage is around 
100 mV. 
The number of stages is limited by the area consumption and the power sharing 
matter between voltage multiplier and envelope detector. The power sharing matter 
will be described in detail in Section 3.2.2. The number of stages used in the design is 
three. 
The lowest detectable amplitude of RF input can be determined by iterating 
f 厂 、 ％ 
「 厂 「 • 碰 J =。• （6) 
The sweep of aspect ratio of rectifier transistor and loading current /« is shown in Fig 
3-9(a) and Fig 3-9(b) respectively. 
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Fig 3-9 According to (5) and (6)，the plot of (a) minimum Va_rf versus different aspect ration of rectifier 
transistor, and the plot of (b) minimum V�代 versus different loading current. 
From (6)，the larger the rectifier aspect ratio, the lower minimum detectable 
amplitude Vajf should be. In fact, too small rectifier will lead to incomplete charge 
conduction in the charging period [3-5], [3-6] and affecting the developed amplitude 
Venv. However, the larger aspect ratio also means larger parasitic capacitance Cpar. The 
design of value C is limited by area. According to (5)，the minimum detectable 
amplitude Va rf is harmed if Cpar is large. Thus there should be an optimal aspect ratio. 
Fig 3-9(a) is obtained by roughly estimating Cpar by CoxWL. Despite of inaccurate, 
the interested aspect ratio range can be gripped. From (6), a large /« can harm Vajf Fig 
3-9(b) shows the relationship. The micro ampere order of lo is chosen. It is because 
the chosen aforementioned aspect ratio for rectifier gives Cpar at around 100 fF. The 
Cpar dominates the ripple problem in Vem as mentioned in Section 3.2,1.1. The Cem 
uses around 800 fF to suppress the ripple. In this case, 4 |iA is a balanced choice for 
discharge time. In all, the estimated minimum detectable RF input amplitude is 
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around 0.12 V. Be noted that the sub-threshold conduction is not accounted during 
estimation. So the actual minimum detectable RF input amplitude should be 
somewhat lower than estimated value 0.12 V. 
3.2.3. RF Input Power Sharing with Voltage Multiplier 
Noting Fig 3-4 again, the input power from the antenna is shared by voltage 
multiplier and ASK demodulator. As a result, the more power drawn from ASK 
demodulator, the lesser power being converted to DC by voltage multiplier. This will 
reduce the reading distance due to decreased DC supply. This section will investigate 
the effect of ASK demodulator on voltage multiplier for low power input to the 
transponder. 
The required internal power consumption is 20 \iA at I V that is 20 pAV. The 
value of efficiency of voltage multiplier of this run is 10%. Thus the minimum 
required power to generate the required internal power is 200 |iW. 
The current from the antenna is divided to ASK demodulator and voltage 
multiplier as in Fig 3-4. And thus the power sharing relation is 
P��’_niis ~ PvM + PaSK • (7) 
PAVGJNIS is the available power from antenna with mismatch. PVM is the power 
consumed by voltage multiplier and PASK is the power drawn by ASK demodulator. 
The available power from antenna Pav and available power with mismatched 
44 
relation Pavjnis is 
P - 4 及 / A p 丨 8 � 
Rid is the load resistance and Rs is the antenna source resistance. Reactance part is not 
accounted for simpler estimation. 
Current drawn by ASK demodulator is a faction of current drawn from voltage 
multiplier i.e. P IVM=IASK. The input available power level and the fraction p 
relationship is given by 
尸 > : i T ) ) 2 ‘ (9) 
where RVM is the input resistance of the voltage multiplier. 
To evaluate the impact of current drawn from ASK demodulator, PVM is set to 
200 |iW. This is to find the lowest Pav for the normal functioning of voltage multiplier 
in the present of ASK demodulator. From (9) Pav is larger when p is large. This means 
the reading distance is reduced for maintaining 200 |aW for voltage multiplier alone. 
By (1) Friis relation, it further converts the power information Pav in Fig 3-10(a) to 
the interested performance metric reading distance. The relation of p to reading 
distance is shown in Fig 3-10(a). From Fig 3-10(a), p smaller than 1% is no longer 
effective to boost the reading distance. However, the number of stages of the envelope 
detector is required to be high to maintain a large clearance between Venv and Vref. 
This is especially important when input power is low. But the increase of number of 
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stages will increase the current drawn by the envelope detector. The trade off is 
balanced with using three number of stages for the envelope detector. This yields 
2.5 % p as shown in Fig 3-1 Ob. 
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Fig 3-10 (a) Reading distance according Friis relation versus P. (b) P versus number of stages used in 
envelope detector. 
In this design, the power sharing effect of ASK demodulator is low. Hence, the 
RF input voltage to the transponder is mainly determined by the voltage multiplier 
when both are integrated in the transponder. 
The RF input voltage amplitude is 0.15 V when the input power for the voltage 
multiplier alone is 200 |iW. Thus the minimum detectable input RF voltage of the 
ASK demodulator can cover the minimum working input power of voltage multiplier. 
The calculated sensitivity for the transponder is -7.4 dBm. This corresponds to a 
reading distance of 3.9 m from Ferris estimation. 
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3.2.4. ASK Demodulator and Voltage Multiplier Integrated Estimations 
for Maximum RF Power Input. 
Other than sensitivity, the maximum input power that the transponder can stand 
for is an issue. This metric tells how close the transponder can be placed to the 
interrogator. Generally, the maximum input power is limited by the reverse 
breakdown voltage of the transistor in the first rectifier for both voltage multiplier and 
ASK envelope detector. 
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Fig 3-11 (a) One stage rectifier model, (b) The voltage curve of Vdc and RFin. (c) The IV curve of the 
diode in the rectifier. 
In Fig 3-11，Vc/ is the voltage drop across the diode in the rectifier. The rectifier 
will develop an output voltage VDC. From Fig 3-1 Ib，the reverse bias voltage is 
Vre=-iVa+yDc) W 
As stated that the maximum input voltage of RF input is clipped by the reverse 
breakdown voltage. And the reverse breakdown voltage of the diode is around -1.1 V 
in umc-90nm. In this Section, the relation of maximum input voltage amplitude of 
R F i n will be derived from the reverse breakdown voltage of the diode. 
It is instructive to evaluate VDC first before using (10). Fig 3-12 is the first stage 
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of voltage multiplier. According to (4) and (5)，the output voltage VDCI depends on the 
loading current 1�and the parasitic capacitance Cpar. Since the input power is large 
that the M O S diode is almost entering breakdown mode, the average reverse bias 
current Inverse dramatically increase as in Fig 3- 12(c). Ireverse can be up to a 
milli-ampere. So 1 � i s a dominating factor to determine VDCI when input power is 
large. 
c 
• • • J 卜 • • • 
f 丨 \ \ 
R F 丨 ^ j 
V c i , . 丨 - 〜 + V D C I 
T 
neverse f \ 
Cenv “ � 
Fig 3-12 First stage of voltage multiplier. 
By putting (10) to (4) with N = 1， 
� R N ^ r i . ⑴ ） 
To leave some design margin, the average loading current 1 � i s taken to be 1 mA, 
which is mainly caused by / 肌醫 By iterating (11) and using (5), the maximum 
tolerable input RF voltage amplitude for voltage multiplier and ASK demodulator is 
about 950 mV. 
48 
The input impedance of the voltage multiplier is not linear and depends on the 
input power. For higher input power, the conduction angle of each rectifier increases 
such that the impedance of each rectifier decreases and vice versa. Furthermore the 
input impedance of the rectifier will be further reduced when maximum voltage 
clipping circuit to prevent overload of output is activated under high input power level. 
In all, when RF input power is large the input impedance of the voltage multiplier is 
around 10 Q in this design. 
A 950 mV implies the input maximum available power from antenna is 19 dBm 
after accounting the mismatch. This is 12-cm reading distance from Feriis relation. 
3.2.5. Measurement result and Discussion 
The designed ASK demodulator was fabricated in a UMC 90nm CMOS process. 
Fig 3-13 shows the micro photograph of the chip. The active area for the ASK 
demodulator is 140 |xm by 120 ^im. 
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Fig 3-13 Chip micro photograph for the ASK demodulator. 
The setup for measuring the input power range is shown in Fig 3-14. The tools 
list for Fig 3-14 is in TABLE 4. The measured input power range is from -10 dBm to 
10 dBm. 
l M n & 2 0 p F 
广 1 I C R O 
IMfi 
D U T 科 
~ ^ ^ T D e m o d u l a t o r -s^ | | | ASK 
OnchipbufFeJ ^ ^ i g n a l ^ ^ — E n v e l o p e 
G e n e r a t o r 
V o l t a g e � 
M u l t i p l i e r j s o n 
Fig 3-14 Measurement setup for the ASK demodulator. 
CRO LeCory 6100A Waverunner 
ASK Envelope Generator LeCory LW420A Arbitrary Waveform Generator 
RF Signal Generator R & S SMIQ 
TABLE 4 Tool list for setup in Fig 3-14. 
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The waveform capture f rom the CRO is shown in Fig 3-15. And Fig 3-16 is the 
close-up view. 
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Fig 3-15 Captured CRO measurement waveform (a) ASK modulated RF input and (b) the demodulated 
ASK envelope. 
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Fig 3-16 Close-up view of Fig 3-16. 
The fact that the measured sensitivity is better than the estimated sensitivity 
mainly comes f rom the not accounted sub-threshold conduction of the ASK 
demodulator, and the large functioning supply range (0.7 V to 1.2 V) of the data slicer 
inside the A S K demodulator. So the ASK demodulator is working probably though 
the internal supply voltage is lower than normal for low RF input power. 
The main problem of the envelope detector in Fig 3-5 is that the output Venv and 
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Vref has a direct proportion relation to the input voltage amplitude. So in large power, 
the output of the envelope detector can actually saturate the input of the data slicer. In 
this case, the ASK demodulator does not function. So the measured result is 9 dBm 
less than the calculated value. 
Since the only internal DC power consuming party in the ASK demodulator is 
the data slicer, the whole entity is normally not power consuming. The simulated 
power consumption is only about 400 nW. 
3.3. Proposed Envelope Detector Circuit 
Fig 3-17 shows the proposed envelope detector circuit. There are mainly two 
differences from the envelope detector described in Section 3.2. Firstly, only one 
voltage multiplier branch is used to generate both the Venv and signal. The relation, 
that Vmf is always lowered than Vem when input power exists, is maintained by the 
PMOS diode Mdp. Another major difference is the addition of Vem amplitude 
suppression mechanism when input power is large. 
叫 Vrfjv 
~<EA — 、 ， 
_ ^ -
RF900MHZ ) I |—Y V e y v - | V r e f 
J f Mdp ~ n 
- L - T ^ Mdenv Jen . ^sink 、^丨^认 Mdref 丄 Irel. 
� C e n v , � Cref / - � 
Fig 3-17 Proposed envelope detector circuit 
3.3.1. Sensitivity Estimation 
Fig 3-18 shows the equivalent circuit of the envelope detector circuit when input 
power is small. 
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� Cenv 产� Cref 广、 
Fig 3-18 The equivalent circuit of envelope detector when input power is small. 
The current amount lem plus I^dp is similar to previous design and is about 4 |iA. 
Since the circuit is very similar to the previous design excepting the lower transistor 
threshold, the sensitivity is as expected to be around -10 dBm after integrating with 
the voltage multiplier. 
3.3.2. Maximum Tolerable Input Power Estimation 
When the output Vem is higher than Vrfjv, the E A output VRSSI will be higher to 
drive Msink in Fig 3-17. Hence an additional loading current in Venv node exists and is 
Link. According to (4)，the higher loading current will lead to lower Vem- This shunt 
configuration of regulating Venv will lead to Venv tracking the Vr/jv with sufficiently 
large input voltage amplitude. In ideal consideration, this architecture can adopt to 
very large input power (e.g. 1 W, +30 dBm). But the maximum input power is 
generally limited by the reverse breakdown voltage of the transistor in rectifier if no 
protection circuits at the antenna end. The breakdown voltage in umc-130nm is about 
1.1 V. 
After integrating the ASK demodulator with the voltage multiplier, the 
input available power is 18 dBm for generating 850 mV input voltage amplitude. By 
similar analysis in Section 3.2.4, 850 mV input voltage amplitude is reaching the 
breakdown of the rectifier transistor. In this design Vr/jv is set to about 0.4 V from the 
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supply. And the normal operation voltage of the transponder is about 1.2 V. So V^jv is 
0.8 V from ground. When there is large input available power from the transponder 
antenna, the I sink is the major source to attenuate Vem assuming reverse breakdown 
does not take place. For 18 dBm input and by (4), the loading current provided by Ismk 
is needed to be as high as 500 |iA to keep Vem tracked to V^jv. The transistor size of 
MSINK is designed to give a maximum ISMK at given VRSSI- Fig 3 - 1 9 shows the simulated 
waveform of the proposed envelope detector when input power is large. Vem is locked 
to Vrf iv when power is large as in Fig 3-19(b). 
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Fig 3-19 Simulated waveform of the envelope detector integrated with voltage multiplier, (a) The RF 
input at 15 dBm. (b) Output waveform of the envelop detector and Fenv tracking level Fr/jv (c) The 
control voltage for the Msink-
3.3.3. Envelope Waveform Recovery of the Proposed Envelope Detector 
The charge up and discharge time property of the proposed envelope detector is 
different to the design in Section 3.2. The different is come from the dynamic turning 
on and off of loading Isink. From Fig 3-19(c), 1減 is disabled when no RF power exist. 
So the charge up time should be near to the design in Section 3.2. During existence of 
RF power period, Venv is regulated by Ismk with manner mentioned in Section 3.3.2. 
And the Ismk still exist after RF power just gone out. Ismk is not disabled until Vem is 
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lower than Vr/jv So the discharge time should be faster too due to the present of the 
great current 1減.Since discharge time and charge up time trade off is released, the 
delay of recovery td mentioned in Fig 3-2 can be designed shorter. But the precision of 
PW is obtained with more design concerns. 
To have more insight, let's go through the diode drop property of Mdp which 
defines the clearance of Vem and Vref. The plot in Fig 3-20 shows the diode drop of 
Mdp. And Vdp is the clearance between Vem and Vm/. They are related by 
(12) 
The Isink property is activated when Vem is 680 mV. The 680 mV point is defined 
as Isink having 10% of 4 |xA. The point is not closer to 800 mV because the error 
amplifier EA is a low gain one stage amplifier. The use of low gain EA can actually 
enhance the waveform for enabling earlier turning on of Isink and consume less power 
at the same time. 
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Fig 3-20 PMOS diode drop of Mdp versus different value of 厂咖. 
Generally the rise time of Ft„v by charge up from RF input is less than 100 ns. To 
have waveform symmetry for better PW, it is instructed to have discharge time less 
than 100 ns. The worst case exists when the hmk is not present but the diode drop is at 
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maximum. The discharge time is given by 
(13) 
discharge 
At worst case, Idtscharge has only 4 ^lA and Vdp is 320 mV. To have tdis less than 
100 ns，Cem is needed to be less than 1.3 pF. 
Besides the waveform symmetry, another design concern is whether clearance of 
Venv and Vref cnough for tolerating the ripple at large power input case, “ink is ripple 
problem dominated factor when input power is large. Half of the value in (2) is 
required for minimum Vdp such that Vem and Fn?/ will not overlap. Around 900 fF is 
required in this design for maximum ISM, 500 ^lA. However, due to limited space for 
the design 800 fF is implemented instead. 
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Fig 3-21 Simulated waveform of the envelope detector for Ve„v and F^/just overlapped, (a) The RF 
input at 15 dBm. (b) Output waveform of the envelop detector and F^ nv tracking level Vrfjy. (c) The 
output of the ASK demodulator Va^ k-
Shown in Fig 3-21, Vem and Vm/ are just overlapped to each other. However, the 
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comparator used in the design is far slower than 900 MHz. The comparison of Venv 
and Vref is based on the average Vem and the average Vref. So the early overlap will not 
affect the decision of the data slicer. In Fig 3-21(c), the simulation shows that Vask is 
still working properly. 
3.4. Summary 
In this chapter, the function of ASK demodulator is elaborated with the important 
features of recovered ASK envelope waveform. And the design concerns for 
achieving those important features are explained. The concerns are sensitivity, 
maximum tolerable input power, and waveform recover distortion of the ASK 
demodulator. 
Two designs of ASK demodulator are covered with some comparison of the 
characteristics of the two ASK demodulator. The trade off in sensitivity and maximum 
power input tolerance is a difficult design aspect for general ASK demodulator. Most 
of them have no measure to deal with the maximum power problem [3-7], [3-8], [3-9]. 
The proposed ASK envelope detector has successfully solved this problem according 
to simulation results. 
Moreover, the approach of integrating the voltage multiplier with the ASK 
demodulator is reported. The impact of ASK demodulator to the voltage multiplier is 
analyzed and the effect of voltage multiplier to ASK demodulator is also accounted. 
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Finally, some simulation results and measurement results are included to 
illustrate the design methodology. 
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4. Clock Generator for EPC C-1 G-2 Transponder 
4.1. Design Challenges Overview of Clock Generator 
With referring to Fig 2-1, the clock generator is a part of the signal front-end and 
is a vital element for decoding the downlink data, encoding the uplink data and 
clocking the command handler in the base-band processor [4-1], [4-2]. The encoding 
scheme in EPC C1G2 for downlink communication is Pulse-Interval Encoding (PIE) 
method. Since the minimum symbol length of a PIE symbol is 6.25 [is, the minimum 
clock frequency for the transponder decoder is 1.92 MHz [4-3]. However, the clock 
for command handler and the frequency for encoding uplink data are not this high. So 
the common way to generate all the frequencies needed in the transponder is using an 
oscillator followed up by a clock frequency divider chain. The frequency of the 
oscillator is used to drive the PIE decoder and the divided frequency outputs are used 
to drive command handler or the uplink data encoder. 
There are mainly two challenges in designing the clock generator for the 
transponder, namely the power consumption and the clock frequency accuracy. 
Since the signal activity of the clock generator is relatively high in the 
transponder, the internal power consumption can be the highest part throughout the 
transponder. Stripping the power consumption of the clock generator helps a lot in 
extending the reading distance. Among different blocks of clock generator, the power 
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most consuming part is often the oscillator [4-4]. Depending on the clock accuracy 
and power consumption requirements, there are various ways to implement the 
oscillator for the clock generator. Commonly used topologies include injection-locked 
oscillator, relaxation resonator, and ring oscillator. The advantages of using injection 
locked-clock oscillator are high frequency accuracy and low clock jitter. But the 
power consumption of an injection-locked oscillator is relatively large. 7-|iW 
consumption [4-5], which account for more than 50% of the total power consumption 
of a transponder, is considered as low power. The use of relaxation resonator can 
bring down the power consumption. However, the huge area occupied by resistors and 
capacitors, also the frequency dependence on absolute RC value would drive the 
designers away from this type of oscillators. The current starved ring oscillator is 
often considered as a good choice for many applications since it strikes a balance 
between the power consumption, area and frequency accuracy. The frequency 
accuracy can be controlled through a current limiting element [4-6], [4-7]. 
Nevertheless, the superior controlling method for attaining high frequency accuracy 
for the transponder under process, supply voltage, and temperature variation at the 
same time are shalom published. Preamble training can be a good controlling scheme. 
Preamble training makes use of the training code to generate the clock. ISO 
18000-4/6b is an example using the preamble training. Preamble training is a method 
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to maintain a good balance between the power consumption and the frequency 
accuracy [4-8], [4-9]. Unfortunately, there is no preamble feature in the EPC C1G2 
standard. In [4-10], Najafi et al. proposed to use the 12.5-|xs delimiter (i.e. the time 
reference pulse at the beginning of the reader's commands) provided by the protocol 
to obtain and calibrate the clock. This method possesses similar problem as in the 
preamble training technique, since the clock frequency is not continuously being 
calibrated after the 12.5-|is delimiter. The clock frequency will drift away from the 
calibrated frequency due to the changes of the environmental conditions such as 
temperature, as well as the internal status of the transponder. 
The critical challenge in the design of the clock generator is to fulfill the stringent 
frequency tolerance for uplink data in the protocol. For example, the frequency 
tolerance of the backscatter link frequency is as low as ±4o/o in the EPC C1G2 
standard [4-11]. Typical oscillator is hard to achieve this accuracy, since the frequency 
deviation of a typical oscillator is as much as ±20o/o, when combining both the effects 
from process variations and temperature drifting [4-5]. 
From the previous description, we can see that the power consumption and clock 
frequency accuracy are always trade off to each other. The real balanced solution is 
hard to find. In this thesis, a proposed clock recovery circuit for the clock calibration 
may be a reasonable method to achieve sufficient frequency accuracy for the protocol 
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meanwhile does not consume too much power. Moreover, an integration method for 
embedding PIE decoder into the clock generator is proposed. By using this integration, 
the power consumption of the transponder can be highly reduced. 
4.2. Brief Review of PIE Symbols in EPC C1G2 Standard 
In the EPC C1G2 standard, Pulse-Interval Encoding (PIE) symbol is the data 
format of the downlink data transmitted between the interrogator and the transponder 
[4-11]. The features of the PIE symbols will be reviewed. The review is useful to 
illustrate the concept of the proposed clock recovery circuit presented in later 
Sections. 
i I I ： 
PIE symbols in downlink preamble i PIE symbols in downlink data chain 
1 delimiter 1 ！^  RTcal ‘ ^ data-0 ^ 一 data-1 � data-1 丨 
1 2 . 5 n s + / - 5 % L _ (2+x)Tari | T a r F ^ (l+x)Tari 
PIE ― “ … i 
1 Uplink data! 
Find out current Tari and X '0' T i '1' i 
Fig 4-1 The PIE symbol format for downlink data and the output of the PIE decoder. 
The format of the PIE symbol is illustrated in Fig 4-1. A link frame has a data 
sequence composed of the downlink preamble, the downlink data chain and the uplink 
data chain. The data is received with ASK modulated. The envelope, PIE symbols, is 
composed of both the attenuated state due to the smaller amplitude of the ASK signal 
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and the unattenuated state due to the larger amplitude of the ASK signal [4-11]. Based 
on different PIE symbol durations, RTcal (reader-to-tag calibration), data-0 (logic low) 
and data-1 (logic high) are defined in the PIE symbols. In the downlink preamble, it 
contains a delimiter of 12.5 |is, a data-0 a RTcal, and a TRcal. The downlink data is 
composed of a series of data-0 and data-1. 
The function of RTcal is a reference for the baseband processor of the RFID 
transponder to distinguish between data-0 and data-1. A timing quantity, Tari, is used 
in the EPC C1G2 standard. The three preferred values of Tari are 6.25 ^is, 12.5 \is and 
25 fis [4-11]. However, the value of Tari is determined by the interrogator based on 
the data rate and radio emission spectrum mask, so it is unknown to the transponder. 
In Fig 4-1, it illustrates that the duration of data-0 is one Tari while that of data-1 is 
(1 + x) X Tari where x is ranged between 0.5 and 1 in the EPC C1G2 standard. 
Similarly, ；c is unknown to the transponder. The duration of RTcal is (2 + x) x Tari. 
Finally, the value of TRcal governs the choice of uplink frequencies. 
Baseband processor of the transponder will record the measured RTcal duration. 
And based on the current measured data symbol duration, data-0 and data-1 can be 
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determined by comparing with RTcal/2 [4-11], according to the following 
relationships: 
Case 1: When RTcal/2 > Tari，it is data-0 
Case 2: When RTcal/2 < ( 1 +x) x Tari, it is data 1 
It is noted that the comparison can be made independent of the clock frequency, as the 
counts obtained at the same clock frequency are used for the comparison. 
4.3. Proposed Clock Recovery Circuit Based on PIE Symbols for Clock 
Frequency Calibration 
This clock recovery circuit (CRC) is an all digital circuit. The core of the CRC is 
a first order digital frequency locked-loop (FLL). The reference of the circuit is the 
PIE symbol duration. In Section 4.3，it will first illustrate the idea of how to perform 
clock calibration through the PIE symbol and then the implementation of the CRC is 
disclosed with some design considerations taken in. 
4.3.1. Illustration on PIE Symbols for Clock Frequency Calibration 
From the previous section, it is known that Tari is a well-defined timing 
parameter generally equal to 6.25 jis，12.5 |is or 25 \xs. The key concept of the 
proposed C R C is to make use of the relationship between Tari and data-0 as well as 
data-1 in the downlink data chain to continuously calibrate the uplink clock frequency 
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fosc to the required value of 2.56 MHz before backscattering the uplink data to the 
interrogator. 
I + 广 32@Tari=6.25ns 
L N02.56mhz={ 64@Tari=12.5ns 
.1 [ L > Counter V. i28@Tari=25^s 
Fig 4-2 Number conversion for data-0 symbol with target frequency under three Tari values. 
The concept of the proposed CRC can be illustrated by Fig 4-2. Since data-0 is 
related to Tari only while data-1 is related two unknowns (Tari and jc) as described in 
Section 4.2, it is assumed that the downlink data chain contains only data-0 to 
simplify the explanation of the proposed idea. Circuit structure to adopt both data-0 
and data-1 in the downlink data chain to recover fosc will be presented later in this 
section. 
As illustrated in Fig 4-2, a counter is clocked by fosc, and the rising edges of the 
data-0 are extracted to define the start and the end of the count obtained within the 
period in one data-0. The count is the number of cycles clocked by fosc between the 
two adjacent rising edges of data-0. Therefore, the relationship between Tari and the 
count when fosc = 2.56 MHz is given by 32, 64, and 128 if Tari is 6.25 [is, 12.5 |is and 
25 [xs respectively. Tari 6.25 |j.s is of 16 times longer than the period of 2.56 MHz 
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clock period. In this design, we used the level count method for fosc rather than edge 
count for fosc so the output is of 2 times of the edge count method. The reason of doing 
so is related to clock generator divider chain reuse in Section 4.4. 
=32 counts for/„„=2.56MHz >32 counts for/„„>2.56MHz <32 counts for/„c<2.56MHz 
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(a) (b) (c) 
Fig 4-3 Counting for data-0 duration for (a) at target frequency 2.56 MHz, (b) larger than 2.56 MHz 
and (c) smaller than 2.56 MHz. 
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Fig 4-4 Proposed CRC for only data-0 PIE symbol sequence. 
As shown in Fig 4-3，for example, if Tari = 6.25 ^is，Count < 32 when fosc < 
2.56 M H z and Count > 32 when fosc > 2.56 MHz. Based on this property, the 
preliminary structure of the proposed CRC shown in Fig 4-4 is developed. The 
proposed CRC consists of a digital controlled oscillator (DCO) to provide fosc close to 
2.56 M H z based on an input number (Nciri), a rising-edge detector that generates a 
pulse when a rising edge of data-0 or data-l or RTcal is detected, a symbol 
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time-length counter to accept the pulse generated by the rising edge of data-0 or 
data-1 or RTcal and to accept fosc for generating a count {Ntwi^  (it is the same counter 
described in the conceptual diagram shown in Fig 4-2，a count divider to divide Nuck 
by 1, 2 or 4 for Tari = 6.25 |j,s, 12.5 |is or 25 \is, respectively, to generate the current 
count number NO, and a frequency detector and loop filter to generate the control 
number NCH to the D C O based on the reference number M)2.56mhz (fixed and equal to 
32) and the current number NO. 
The principle of operation of the proposed CRC is firstly presented by an 
example, and the details of the general case will then be addressed. It is firstly 
assumed that Tari is 6.25 jis and the initial fosc is higher than 2.56 MHz. The rising 
edges of data-0 are extracted by the rising-edge detector. The symbol time-length 
counter uses the current fosc and the input pulses generated by the rising-edge detector 
to generate Nuck- Since fosc is assumed to be higher than 2.56 M H z in this example, 
N,ick is larger than 32. Since Tari is 6.25 jus, the count divider divides Nuck by 1 and so 
NO = Niick. The frequency detector and loop filter compares the reference count 
•2.56MHz (= 32) and NO (> 32) and then decreases Nctri due to the fact that fosc > 
2.56 MHz. The reduced Ndri causes the DCO reduce fosc- This process repeats and 
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maintains fosc to be calibrated to 2.56 MHz. Similarly, when fosc is lower than 2.56 
MHz, Ntick is smaller than 32. The frequency detector and the loop filter then increases 
Nctri and causes the D C O increase fosc to maintain its value to 2.56 MHz. 
Since there are three possible values of Tari (i.e. 6.25 12.5 |j.s or 25 |is), there 
will be three different values of the reference count M)2.56mhz and different loop-filter 
designs due to the loop stability. Therefore, the function of the count divider enables a 
single value of M)2.56mhz for three possible values of Ntick- By doing so, the loop filter 
will work under the condition of Tari = 6.25 |_is. A fixed design of the loop filter is 
then used, and the loop stability of the proposed CRC can be simplified and optimized 
more easily. 
From the previous study of the proposed CRC, it is important to determine the 
value of Tari used in each inventory round. In fact, as mentioned in Section 4.2, the 
preamble of the PIE symbol contains the information of Tari. The approach is to input 
a loosely-defined clock frequency {fs) to the proposed CRC shown in Fig 4-4 in the 
beginning of the PIE (i.e. the period of the preamble), fs is generated by a ring 
oscillator shown in Fig 4-5. Although/；, suffers from process, supply and temperature 
variations, the range o f / , in the proposed design is f rom 20.48 M H z to 40 MHz, 
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according to the simulation results. When fs is inputted to the proposed CRC, the 
values of Nuck are tabulated in TABLE 5. Fig 4-16 shows structures of the count 
divider and the Tari detector. In the period of the preamble, the Tari detector records 
the time-length of the first data-0 to be the first value of Nuck. According to TABLE 5， 
Niick is compared with the number that is the middle of the boundaries of adjacent Tari. 
They are: 506 (OIFAH) which is the mean of 500 and 512 for distinguish Tari = 6.25 
\xs or 12.5 \xs, and 1012 (03F4H) which is the mean of 1000 and 1024 for distinguish 
Tari = 12.5 \xs or 25 |is. The detected decision of Tari will be used to control the 
multiplexer and perform the bit-shifting of Nuck. Count division by 2 or by 4 can be 
simply implemented by shifting the input binary number to the most significant bit by 
1 bit or by 2 bit. Therefore, the reconfigured value of Nuck is denoted as N^,, which is 
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Fig 4-5 Preamble sampling oscillator. 
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fs (MHz) 20.48 30.12 40 
Ntick @ Tari = 6.25 \is 256 376.5 500 
Ntick @ Tari = 12.5 |is 512 753 1000 
Ntick @ Tari = 25.0 i^s 1024 1506 2000 
TABLE 5 Relationship between/, and Nuck for different values of Tari 
The nature of data-1 and data-0 is very similar. The only difference is that the 
duration of data-1 is (l+;c) times of data-0. Thus the calibration for only data-1 
downlink data chain is similar to only data-0 case as just presented before. The 
important point is that we needed to generate a reference number A/'h.seMHz. for data-1 
in (1+A：) times of M)2.56mhz. In this case, the operation principle is of no difference and 
the modification of CRC in Fig 4-5 is just to replace the reference M)i56mhz by 
A l^ 2.56MHz- In fact, the reference number M2.56MHZ can be generated indirectly from the 
M)2.56mhz and the preamble symbols. The method is not required to extract x and is 
independent of the frequency used in preamble 力.The detail of the proposed method 
is introduced in Section 4.3.3. 
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Fig 4-6 Proposed CRC for random data-0 and data-1 PIE symbol sequence. 
By regarding to the similarity of calibration in data-0 only and data-1 only data 
chain, we modify the CRC in Fig 4-4 to Fig 4-6. In the modified CRC has two 
references M)2.56mhz and Nlzseuuz- The baseband processor will distinguish data-0 
and data-1 from the current PIE symbol to select reference for the current PIE symbol. 
The calibration procedure is similar to the only data-0 case but invoking an 
additional reference selection step. The CRC in Fig 4-6 will first determine which 
Tari used in the preamble and generate a reference M2.56MHZ from M)2.56mhz and the 
value jc. During calibration period in the downlink data chain, the PIE symbol (can be 
data-0 or data-1) is passed to the symbol time-length counter which again obtain the 
count length N"ck for the PIE symbol by fosc Given Tari = 6.25 |is, the output of count 
divider is NO or N\ depending on current PIE symbol is data-0 or data-1 respectively. 
The baseband processor informs the CRC when current PIE symbol is data-0 or 
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data-1. Then correct reference M)2.56mhz or iVl 2.56MHz can be selected to compare with 
M) or N\ in the frequency detector and loop filter. The same number Nctri is produced 
to calibrate the DCO frequency fosc in case it has offset from 2.56 MHz. Fig 4-7 is the 
operation time flow of the CRC for the aforementioned operation. The calibration 
process is continuous as long as downlink data exists. 
PIE symbols in downlink data chain 
I P r e a m b l e I Data-0 I Data-1 Data-1 … D a t a - 0 Uplink Data 
Frame m PI m W ；; 
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Fig 4-7 Link frame and clock frequency calibration process of the proposed CRC. 
4.3.2. Symbol time-length counter 
The core of the CRC in Fig 4-6 is a digital frequency locked-loop (FLL). 
Therefore to perform calibration, it is instructive to convert the frequency information 
of the oscillator to the discrete number domain. And it is the purpose of building the 
symbol time-length counter. The circuit as shown in Fig 4-8 is capable to convert the 
frequency or f(肌 used in the CRC to a digital number output M,cA:With referring to 
the length of the current PIE symbol. 
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Fig 4-8 Digital data-O/data-1 time-length counter. 
The conversion function is of the same to Fig 4-2. In Fig 4-8 the dedicated 
duration of a PIE symbol is At. At is Tari if the symbol is data-0 and is (l+;c) Tari if the 
symbol is data-1. And At is (2+jc) if the symbol is RTcal. The pulse generator will 
generate a pulse at ti in the beginning of the PIE symbol. This pulse will record the 
digital value of the clock divider chain to Dregi and denoted as N". Another coming 
pulse at the end of the PIE symbol will be generated at t2. The digital value of the 
clock divider chain is recorded again and denoted as Nt2. The value of Nu and Nt2 will 
be stored at Dreg2 and Dregi respectively just after t2. The subtraction of value in Dreg2 
from Dregi is 
" " c ’ , = " , 2 - " , i = 2 A q , c . (14) 
From (14), we can notice that discrete number Nuck is directly proportional to fosc 
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and the reference is At. 
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Fig 4-9 (a) Synchronized pulse generation: timing diagram, (b) Clock synchronized positive pulse 
generator: timing diagram. 
Since the D input of the Dregi in Fig 4-8 is connected to the output of divider 
chain, the signal at the input of Dregi changes frequently. To store data, D flip-flop first 
senses the input and then latches the sensed signal as output. During sensing, the D 
flip-flop will track the digital input signal. To reduce dynamic power wasted in 
tracking useless digital signal changes in the divider chain during sensing stage, the 
pulse shaped clock for gating Dregi is adopted. However, there are chances that the 
record of divider chain value is within the setup time of the divider chain. This leads 
to the derived divider chain value being distorted. To avoid the evaluation of divider 
chain value appearing at its setup time, the pulse generated for clocking Dregi should 
be clock synchronized. The required clock synchronized pulse generator circuit is 
shown in Fig 4-9(a) and the timing diagram of the pulse generation is shown in Fig 
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4-9(b). To have the clock synchronized pulse generation, it just needs the oscillator to 
generate two more phases other than fs or fosc. They are clkn and clkp which is 
approximately 90® and 270° of 力 or fosc. When there is a rising edge of a PIE symbol, 
the T flip-flop in Fig 4-9(a) will have a high output at its Q. This will enable the 
NAND gates followed it. Once clkp or clkn changes its level from high to low, the 
followed D flip-flop will output a high signal. Because clkp and clkn are 180° 
out-of-phase, only one of the D flip-flops will be set to high output. The output of the 
XOR will go high accordingly. The high level of XOR output will pass through a 
delay cell and finally reset all flip-flops. In this case, XOR output will return to low. 
Thus a pulse is generated. Since the falling edges of clkp and clkn are at the middle of 
low level and the middle of high level offs or fosc respectively, the generated pulse will 
thus not be generated at the setup time of the divider chain as shown in Fig 4-9(b). 
4.3.3. The M2.56MHZ Reference Generator and Sampling Frequency 
Requirement 
As mentioned the extraction of reference M 2.56MHz is based on M)2.56MHZ and 
preamble symbols, jc is varying between 0.5 to 1. And it is a must to set M 2 . 5 6 M H z in 
( l + J C ) times of M)2.56MHZ. In fact it is hard to know ;c directly as interrogator has no 
direct communication to inform transponder what x it selected. In this section, we 
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propose a generator to evaluate A 1^2.56mhz without directly extracting ；c. 
The sampling frequency we used to sample the length of PIE symbols in 
preamble is/y. Due to PVT/? is an unknown value. The converted first data-0 symbol 
b y / , is M). And the converted RTcal symbol is NRTCQI- Since RTcal length is the sum of 
data-0 length and data-1 length [4-11], N\ for data-1 sampled with fs can be extracted 
from NRTcal- NO, In all, 
= (15) 
Since the converted number is directly proportional to fs with a dedicated symbol 
duration At. This gives the following relations. 
搬 二 fosc_2,6MH. a n d ( 1 6 a ) 
^^ 2.56MHz _ f xic_2.56MHz (161)� 
- Z • 
From (16a) and (16b) we can obtain 
斤 12.56 膽 = — . (17) 
By (15) and (17) and the fact that N1 is of (1+jc) times NO, (17) becomes 
(18) is the A/"! 2.56MHz reference generating equation and is physically obtained by 
(17). The advantages of using (17) to get A/'h.seMHz are first we have avoided value 
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extraction problem and second the evaluation is independent of frequency v a l u e / � 
Nevertheless, the finite sampling frequency fs for obtaining (17) will still 
introduce error to the evaluated M2.56MHZ reference. The error presentation is 
2.56 M H z / i n 、 
yv 12.56MHz 十 mVi 2.56MHz 一 , A Arr^  . V^^/ 
M ) 士 AM) 
The expression in (19) accounts the error of iV"l2.56MHz due to the finite 力 into the 
ideal relationship in (17). ANjui-ai and AM) are the errors of obtaining NrtcgI and NO, 
respectively. AAH 2.56MHz is the error deviated from the ideal value of AQ 2.56MHz. When 
^RTcai and AM) equal to 1 for the maximum error of an integer, AA^h.seMHz is given 
by 
續 12.耀HZ 2 x T a r i x/； 士 AM) (2。） 
after substituted M 2.56MHz by (1 x M )2 .56mhz and M) by 2 x Tari x/；. 
As presented previously, M)2.56mhz is set to 32, and N\ is obtained from the 
subtraction of NRTCUI by M), respectively. The structure on evaluating M 2 . 5 6 M H z to 
prevent using floating-point division is shown in Fig 4-10. 
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Fig 4-10 AH 2.56MHz reference generator 
As M 2.56MHz is not known in the beginning but the maximum value is 
2 X M)2.56mhz (i.e. when ；c = 1), a new count, Ncomt, is used and the relationship is 
obtained. 
洲 X A / " _ , - M X M ) 2 . 5 6 邊 = 認 (21) 
Initially, Ncomt = 2 x M)2.56mhz is used. Then, Ncomt is counted down until ^ N is 
just less than zero. The count of the down counter is the required M2.56mhz- However, 
this evaluation approach gives extra maximum deviation o f - 1 of M2.56MHZ. Thus, (20) 
is revised to 
A M應H Z - 2 x ^ x y ; + l (22a) 
and 
• [ - 1 - ( 2 + X ) ] X M ) 2 . 5 6 M H z 一 1 � h � 
請 1256MHz 2 x T a r i x / 厂 1 " (：測 
78 
The maximum positive and negative deviations of M2.56MHZ are shown in (22a) 
and (22b)，respectively. The error in evaluating M2.56MHZ causes error to the calibrated 
fosc. The relationship between fosc and AM2.56MHZ is given by 
r , K r _ 2.56MHz 士 /。，、 
Jose 十岡osc - ~ ：~；T"： • 
2(1 + x)x Tan 
where Afosc is the frequency error stemmed from the error of M2.56MHZ- Therefore, 
A/肌,is 
A f = 2.56MHz ( 2 4 ) 
肌 2(1+ x)x Tari ^ ) 
Using (22b), the worst-case of Afosc is given by 
Af � 肩 2 . 5 6 膽 x (3 + x) + 2 x T a r i x /； 
I 4(l + x ) x T a r P x y ： . . 例 
By differentiating A/肌，shown in (25) with respect to x, the result is always a 
positive value. Thus, the worst-case in (25) is when ；c = 0.5. In the design phase, |A/o.vc| 
< 3% (i.e. Afosc < 0.03 x 2.56 M H z = 76.8 kHz) is adopted to leave design margin. 
Using X = 0.5 and Afosc = -76.8 k H z , / , is 20.36 MHz. As a result, 8 times of 2.56 MHz 
(i.e. 20.48 MHz ) is chosen to achieve simpler implementation of the digital circuit. 
Since the evaluated M2.56MHz is increased by 8 times due to the higher sampling 
frequency, it is finally reduced by 8 (i.e. shifting the bits to the maximum significant 
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bit side for three times). 
Since the differertce of the oscillation frequency required for the DCO (to 
calibrate fosc) and over-sampling clock (for fs used in preamble symbol) is relatively 
large, it is more efficient to implement the two clocks by two separated oscillators. 
Fig 4-11 shows the connection of the two oscillators. The preamble sampling clock 
will be used to pass力 to the symbol time-length counter for obtaining NQ and NRTCUI-
Then, the DCO is used for the calibration offosc until the next inventory round. Since 
the duration of preamble symbol is very short in an inventory round, the power 
consumption of the over-sampling clock has negligible effect to the average power 
consumption of the CRC. 
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Fig 4-11 DCO connection with preamble sampling clock. 
4.3.4. Symbol Length Reconfiguration for Different Tari and FLL Stability 
Fig 4-12 is the modeling of the first-order digital FLL used in the proposed CRC, 
and Fig 4-13 shows the decoded signal of the PIE symbol, denoted by Pci[n]. When 
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Pd[n] is low (i.e. data-0), Nuck = 2 x Tari x fosc in accordance with (14) and the 
reference is M)2.56MHZ where A广=Tari. Similarly, when Pd[n] is high (i.e. data-1), Nuck 
= 2 X (1 + jc) X Tari x fosc and the reference is iV"l2.56MHz where A/ = (1 + j：) x Tari. 
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Fig 4-12 Digital FLL model for the CRC. 
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Fig 4-13 Signal Pd[n] relationship to Signal PIE[n]. 
The loop transfer function of the modeling when the PIE symbol is data-0, //data-o(^), 
is 
and the loop transfer function when the PIE symbol is data-1, //data-1(2) is 
Since both (26) and (27) are functions of Tari which equals to either one, two or four 
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times of 6.25 |LIS, the loop characteristics such as convergence time and the stability of 
the digital feedback loop is therefore significantly affected for different values of Tari. 
To investigate the loop stability, Fig 4-14 shows the worst case of root locus of 
付data-1 (z) with different Tari when jc = 1.0 and K c^o = 20 kHz/step. It shows that the 
loop is stable when Tari is equal to 6.25 p^ S and 12.5 |LIS, but it almost falls into the 
unstable region when Tari = 25 |as. To release the dependence of the Tari in (26) and 
(27), a count divider is thus added to the loop. The added count divider will perform 
division by 2 or by 4 to Nuck when Tari = 12.5 |LIS and Tari = 25 [xs, respectively. As a 
result, the loop virtually functions at Tari = 6.25 |is and the digital loop design 
becomes simpler. 
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Fig 4-15 Count divider illustrative graph. 
In Fig 4-15, the Tari detector is used to record the value Ntick of the first data-0 
in preamble. The recorded value will be compared to 506 ( IFAH) and 1012 (3F4H) to 
distinguish the current Tari value from 12.5 |xs and 25 fxs from 6.25 )LIS respectively. 
The detected current usage of Tari will feed into the multiplexer and perform the bit 
shifting of Nuck. The reconfigured value Nuck is NM It is common to implement a 
digital division of 2 and division of 4 by shifting one bit or 2 bits of Nack respectively. 
The circuit implementation is shown in Fig 4-16. 
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11-Bits 3 Ways Mux v j > - ' 
Fig 4-16 Circuit implementation of count divider and its Tari detector. 
4.3.5. Frequency Detector and Loop Filter 
Fig 4-17 shows the frequency detector and loop filter. The frequency detector is 
responsible to compare the digital value of the counted PIE symbol length A^ At to 
AH2.56MHz or M)2.56mhz. The comparison reference is decided by the PIE decoder inside 
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baseband processor. The whole circuit is working under the clocking of the pulse 
generated in Section 4.3.2. And the pulses are synchronized to the rising edge of each 
PIE symbol. 
Nh.S6MIh\ (0-6) ]fN{S2.56MHz=20H 
NA. > R > R 
(0-6) ^ ― * ‘ ― 7 
X M U X A 
\ j Data-0/1 from baseband processor 
> (0-6) 
S I ) h “ 
T ( 0 - 6 ) I " I PIE data 
A)丨n-Jl [”:11 
3 7 n 广 Sync Pulse 
Fig 4-17 Frequency detector and loop filter. 
4.3.6. Proposed DCO Design 
The supply voltage of RFID transponder is varying in spite of using LDO. To 
account this problem, the proposed DCO is able to counter the problem of voltage 
variation. Consider the oscillator in Fig 4-18. 
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Fig 4-18 Five stages ring oscillator with virtually supply voltage regulated. 
According to Barkhausen's criteria, to sustain a stable oscillation frequency fosc, 
the loop gain of an oscillator needed to be one and the loop phase shift at f狐 needed 
to be 360°. 
To fulfill Barkhausen's criteria, the phase shift at/osc of each identical inverter in 
a ring oscillator needed to be the same. Thus the current drawn in each inverter stage 
Ii, I2, I3, l4，and I5 have the same waveform but phase shifted by 72° in relative to the 
previous stage, as illustrated in Fig 4-18. Since current drawn from each inverter stage 
is periodic, the supply node for the ring oscillator will experiences a relatively 
constant current over time. A transistor Mbi is added to regulate such a constant 
current flow for the oscillator and thus a virtually stable supply for the oscillator Vsup 
is formed. VSUP is virtually regulated and is ideally independent of VDD changes, 
because Mbi is operated under saturation. Given a constant bias VDD - Vh, the supply 
sensitivity of the oscillator is 
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4 = i (28) 
d^DD ^ring^sMp 
where K is )XpCox(W/2L)Mbi(VDD-Vb-|Vthp|)^, Cnng is total capacitance of each inverter 
stage and X is channel length modulation index. The simulated frequency of the ring 
oscillator has + / - !% deviation from 2.45MHz under VDD varying from 0.7V to 1.2V 
as shown in Fig 4-19. The frequency sensitivity increases when VDD below 0.6V, as 
Mbi of the ring oscillator enters linear region. 
fosc 
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V D D (V) 
Fig 4-19 Frequency variation under VDD variation. 
The power consumption of the oscillator can be suppressed via reducing Vjup. 
The DCO is based on the structure reported in Fig 4-18 and is further modified to 
control the value offosc by varying to the supply voltage of the internal ring oscillator. 
The supply voltage of the ring oscillator is generated by a simple 7-bit DAC. As a 
result, different input binary number (i.e. Nctri) can adjust fosc directly. A standalone 
DCO is implemented to investigate its performance. As shown from the measurement 
results shown in Fig 4-21, the relationship between Nctri and fosc is monotonic. The 
average value of Kvco is 22.5 kHz/step, and fosc is ranged between 1.5 MHz and 
86 
4.6 MHz at the nominal temperature. 
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Fig 4-20 Digital controlled oscillator (DCO). 
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Fig 4-21 Measured frequency output of DCO versus its 7-bits input number. 
There is an OTA in the DAC design. Its function is to use the limited dynamic 
response to prevent voltage glitches during switching. Without this design, the voltage 
glitches at the supply will change fosc significantly. Fig 4-22 shows the measurement 
results of an example with and without the OTA. The input numbers is changed 
alternatively between 02AH (OlOlOlOB) and 055H (lOlOlOlB). It is one of the worst 
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cases since all the binary digits are toggled. From the measurement results, without 
the OTA, the settling time of fosc is 4.5 |a.s. However, it is just 0.6 |LIS when OTA is 
used. Finally, there is a level-shifting buffer to restore the voltage level of the ring 
oscillator to the supply voltage of the proposed CRC. 
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Fig 4-22 Transient measurement of frequency output of DCO with input toggling between 85H and 
42H (a) in case without OTA and (b) with OTA. 
4.3.7. Measurement Results and Discussions 
The proposed CRC design was fabricated in UMC 0.18-|Lim CMOS process. The 
active chip area is 540 |j.m x 410 |im = 0.22 j W . The chip micrograph of the design is 
shown in Fig 4-23. The proposed CRC can operate at a supply voltage (VDD) between 
0.75 V and 1.3 V. The following presents the measurement results of the proposed 
CRC under PVT variations. 
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Fig 4-23 Chip micrograph of clock recovery circuit. 
4.3.7.1. Frequency Calibration Measurement Results 
The proposed CRC can reduce frequency deviation due to process variations by 
the proposed self-calibration approach. To verify this feature of the proposed CRC, 
external change of the bias condition of the oscillator to vary the initial oscillation 
frequency is intentionally applied to emulate the frequency drift stemmed from the 
effect of process variations. In this measurement, the values of Tari, x, VDD and 
temperature are 6.25 |is, 0.8, 1 V and 22°C, respectively. Fig 4-24 (a) and Fig 4-24(b) 
show the measured calibration with initial f„sc equal to 3.8 MHz and 2.1 MHz, 
respectively. A summary of the two measurement cases are tabulated in TABLE 6. 
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The relationship between the calibration speed and the frequency accuracy is 
observed from this measurement. For the 2.1-MHz case, K^co is intentionally tuned 
down. The loop thus takes longer time (needs 16 PIE downlink data symbol to 
complete calibration) to reach the target frequency, and the frequency error is less 
than ± 0 . 4 % . For the 3.8-MHz case, K^co is, again, intentionally set to be high. The 
CRC needs only 6 PIE downlink data symbol for fo.sc to settle to about 2.56 MHz with 
frequency error of [-1.2% to 0.4%]. This frequency error away from 2.56 MHz is 
caused by the discrete value of Nctri of the DCO (i.e. 1-bit deviation of Ndri which is 
equal to one-ZiTvco deviation). It is concluded that K^co cannot be large since this 
degrades the calibrated frequency accuracy 
Required Power 
Tari VDD Temp. . Initial/脚 fosc 
X „ PIE symbols consumption 
_ (V) ( � C ) , ‘ (MHz) (MHz) P 
for calibration (料W) 
6 3.8 2.53 to 2.57 1.7 
6.25 0.8 1 22 
16 2.1 2.56 1.6 
TABLE 6 Measurement Summary For Process Variation 
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4.3.7.2. Number x and Tari Variation 
TABLE 7 summaries the measured results of different values of Tari. In this 
measurement, the values of ；c, VDD, temperature and initial FOSC are 0.7, 1 V，22°C and 
3.62 MHz, respectively. From the results, fosc can be calibrated to about 2.56 MHz 
within 7 PIE downlink data symbols. 
For the case with different x, the values of Tari, VDD, temperature and initial FOSC are 
6.25 jis, 1 V’ 22°C and 3.5 MHz, respectively. The measurement results are tabulated 
in TABLE 8. From the table, the frequency error is within -3.2% to 1.2%. The final 
calibrated frequency fosc has 2-bits deviation for the required Ncri. One is from the 
discrete frequency tuning of N ^ i of the DCO. Another bit is f rom the Nh.seutiz 
evaluation error as described in Section 4.3.3. 
VDD Temp. Required 
Tari „ Initial fosc fosc Power consumption 
jc (V) (°C) PIE symbols 
…s) , ‘ . (MHz) (MHz) (HW) 
for calibration 
6.25 5 2.51 to 2.56 1.7 
12.5 0.7 1 22 7 3.62 2.53 to 2.56 1.6 
25 7 2.53 to 2.56 1.5 
TABLE 7 Measurement summary of the proposed CRC for different Tari 
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Tari Vdd Temp. Initial/肌 fosc Power consumption 
(MS) (V) (OQ (MHZ) (MHZ) ^ 
0.5 2.50 to 2.56 1.8 
0.56 2.50 to 2.57 1.8 
0.6 2.49 to 2.58 1.8 
0.65 2.49 to 2.57 1.8 
0.7 2.51 to 2.56 1.7 
6.25 0.75 1 22 3.5 2.50 to 2.57 1.7 
0.8 2.51 to 2.56 1.7 
0.85 2.49 to 2.58 ^ 
0.9 2.50 to 2.59 1.7 
0.95 2.49 to 2.56 1.7 
1.0 2.48 to 2.56 ^ 
TABLE 8 Measurement summary of the proposed CRC for different X. 
4.3.7.3. Temperature and Supply Variation 
For the measurement of temperature variation, the values of Tari, ；c and VDD are 
6.25 |xs, 0.7 and 1 V，respectively. The range of measured temperature is from -15°C 
to +75°C, as shown in TABLE 9. The proposed calibration based on the PIE downlink 
data reduces the error offosc from the range of [-19% to +60%] to the range of [-1.7% 
to 1%]. The slight increment of initial fosc and the power consumption increasing with 
temperature is caused by a negative temperature coefficient of the on-chip bias 
resistor. 
For the supply voltage variations, the values of Tari, x and temperature are 6,25 
|is, 0.7 and 22°C，respectively. The supply voltage is changed from 0.75 V to 1.3 V，as 
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shown in TABLE 10. The proposed calibration significantly decreases the frequency 
error from the range of [+40% to +45%] to the range [-1.8% to 1%]. 
Tari Vdd Temp. Initial/哪 fosc Power consumption 
(MS) (V) ("C) (MHz) (MHz) OiW) 
-15 3.04 2.52 to 2.56 1.6 
0 3.28 2.51 to 2.56 1.65 
15 3.41 2.55 to 2.58 1.7 
6.25 0.7 1 30 3.62 2.54 to 2.58 1.8 
45 3.73 2.51 to 2.56 1.85 
60 4.04 2.51 to 2.56 1.9 
75 4.13 2.54 to 2.58 2 
TABLE 9 Measurement summary of the proposed CRC for different temperature 
Tari Vdd Temp. Initial/咖 fosc Power consumption 
…s) ^ (V) (OC) (MHz) (MHz) 
0.75 3.59 2.51 to 2.57 1.0 
0.85 3.61 2.52 to 2.56 1.3 
6.25 0.7 1.1 22 3.68 2.55 to 2.58 2.1 
1.2 3.72 2.54 to 2.57 2.5 
1. 3 3.74 2.52 to 2.56 ^ 
TABLE 10 Measurement summary of the proposed CRC under supply variation 
4.3.7.4. Transient Supply Variation 
Fig 4-25 shows the VDD fluctuation between 0.75 V and 1.3 V during the 
calibration. In Fig 4-25, the sudden increase of supply voltage from 0.75 V to 1.3 V 
increases fosc to 2.6 MHz. The rapid increment of fosc returns to 2.56 MHz just by one 
PIE downlink symbol calibration. This measurement result shows the continuous 
calibration of /肌.by the proposed scheme when the downlink data presents. This 
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feature enables the transponder to have a relatively stable frequency over time. 
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Fig 4-25 Supply variation during calibration period. 
4.3.8. Works Comparison 
TABLE 11 summarizes the recently reported clock generation approaches of the 
RFID transponder. From the table, it shows clearly that the proposed CRC achieves 
outstanding balance between the clock accuracy and the power consumption. Most 
importantly, the frequency error is fully complying with the EPC C1G2 standard. 
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Reference Methodology /咖 Deviation of Power consumption 
(MHz) U c 
[4-12] Temperature compensation 0.32 5% 2 ^W 
[4-14] Temperature compensation 0.32 7% N.A. 
[4-5] Injection locking 3.5 N.A. 7 i^W 
[4-14] Injection locking N.A. N.A. 1.95 mW 
[4-8] Preamble training 0.24 10.9% 165 nW 
[4-9] Preamble Training 2.2MHz +/-0.4% N.A. 
[4-10] Delimiter training 2.56 +/-5% N.A. 
This work Clock recovery 2.56 +1.2/-3.2% 1.8 ^iW 
TABLE 11 Measurement comparisons for different works. 
4.4. Clock Generator with Embedded PIE Decoder 
4.4.1. Clock Generator for Transponder Review 
Fig 4-26 shows the common clock generator architecture for the transponder. 
The clock generator is consisted of an oscillator followed by a clock divider chain. 
The minimum石sc to decode 128 kpbs downlink data rate is 1.92 MHz. Meanwhile the 
backscatter modulation frequencyTFMO is 500 kHz or less, and the clock for command 
handler fcmd is of around 600 kHz. Thus 人sc must be scaled down to generate the 
required backscatter uplink frequency and the required baseband processor clock. 
Osc 严 Div/2 " • … D i v / 2 | • … D i v / 2 广 Div/2 产 Div/2 " “ • 
fosc fcmd ^ ^ 
^ ^ > - J ： — — i ^ - j T 
\ M U X —— 
^ FPMO 
Fig 4-26 Common clock generator architecture. 
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4.4.2. PIE Decoder Review 
Fig 4-27 is the common PIE decoder in the baseband processor with connections 
to the signal front-end. 
S •； 
I c i ^ 
1 Generator \ 
I I Binary Counter RTcal/2 
i RF900MHZ 一 A S K RFenvi _ Rese t 
I Demodulator s 
I I ^ E Z ： _ _ i 
I Sync Signal 1 • Digital Comparator 
i 丨 Data-X 
I Signal Front-End I PIE Decoder • 
Fig 4-27 Common PIE decoder construction. 
As mentioned in PIE symbol review in Section 4.2, the PIE symbol length is 
counted by a counter with frequency fosc After comparing to RTcal/2, data-0 is 
distinguished if the symbol count length is less than RTcal/2, otherwise data-1 is the 
output. 
4.4.3. Proposed Clock Generator with Embedded PIE Decoder 
Both the clock generator and the PIE decoder possess the counter like element. In 
fact, counter in both part has the largest signaling activity. This means that the 
dynamic power consumption of both parts is concentrated in the counter element. 
Therefore the integration of clock generator and the PIE decoder is proposed in this 
thesis to reduce one of the counters for power consumption reduction. Fig 4-28 shows 
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the integration result. The circled part is the integrated counter for the clock generator 
and for the PIE decoder. The upper part of Fig 4-28 is the same clock generator in Fig 
4-26. The lower part is modified PIE decoder for reusing the divider chain as counter 
in the clock generator. This integration saves about 25 % of power in compared to 
when the two are separated. 
sei , f™�个 
fcmd ^ 
^ ^ Osc Div/2 "“• Div/2 • + Div/2 Div/2 •• Div/2 Div/2 
RFvooJ A^ I I (0-11) 
Demodulator t t 
RF.„, DFFstart DFFstop 
\ D . . i eo RTCal/2 
Generator ——^^ 丫。刷aized , _ 
i (0-11) t 
• Digital Comparator 
Data-X 
Fig 4-28 Proposed clock generator embedded with PIE decoding function. 
Fig 4-29 shows part of the signal diagram of the PIE decoder in Fig 4-28. The RF 
signal RF900MHZ is first demodulated back to the PIE symbol RFenv. The envelope will 
then pass to the pulse generator for generating two pulses. One is PulscNeg and one is 
Pulsepos. PulscNeg is generated at the rising edge of the PIE envelope and Pulscpos is 
generated at the falling edge of the PIE envelope. PulscNeg is used to record the 
counter initial value Nsta" at PIE rising edge moment and Pulsepos is for recording the 
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counter final value at PIE falling edge moment. The initial count value is being 
stored in DFFstart and the final count value is being stored in DFFstop. The subtraction 
of them is 
N“ck = N _ 一 N _ =2xt丨e哨 X/狐. (28) 
From (28) the subtracted value Nuck is the time-length measure of the 
unattenuated period of R P ^ O M H Z denoted as tungth- The output value is two times the 
ordinary PIE decoder [4-15]. It is because the PIE count-extraction structure recording 
the level of the divider chain rather than recording how many clock edges of fosc-
I PW!unattenuated j 
RFQOOMHZ 
j , ^length ~ 
RFenv I 
j Da ta - l ！ Data-0 | 
PulSCNeg ^ tiength ” | | 
Pulsepos 丨 丨 I 丨 
fosc i 1 
� • •Record into i > Record into 
DFF，,„, DFF，,。p 
Fig 4-29 Demodulated RF envelope and control signals for Nstan and N^p. 
The time extraction period is not the same as in the protocol. However, stated in 
protocol [4-11]，the PW length as shown in Fig 4-29 is ranged from 0.265 Tari to 
0.525 Tari. The margin tmargin of determining data-0 and data-l with just measuring the 
high level duration of a data symbol is as following. 
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tmagin = 0 - 0 . 2 6 ) 7 b " . (29) 
From (29) the time-length extraction for just the unattenuated period is feasible 
for distinguishing data-0 and data-1. So the RTcal length used in Fig 4-28 is actually 
defined by (2 + :c)Tari - PW. The reason of doing so is that the baseband processor has 
special feature which needs the early decode. 
In fact, symbol time-length counter in Fig 4-8 adopted similar architecture. But 
the time length extraction is of the whole length of the symbol instead on just the 
unattenuated time-length. 
4.4.4. Measurement Results and Discussions 
The design in Fig 4-28 was fabricated in a 0.13-|im CMOS process. The active 
area is 240}xmx260|im.The chip micrograph of the design is shown in Fig. 12. The 






Fig 4-30 Chip micrograph of the signal front-end of the passive RFID transponder. 
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Fig 4-31 Measured RF input in 900MHz carrier and the demodulated ASK output. 
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11-bi t Digital Time Length for PIE Symbol Decode 
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Fig 4-32 Measured N,jck in 11-bit digital output. 
Fig 4-31 shows the measured ASK demodulated signal from the RF input signal. 
tiengih = 4 |is is used. The demodulated envelope was then fed to the embedded PIE 
decoder. The decoded N— for tiength = 4 |is in Fig 4-31 is shown in Fig 4-32. 
By (20), N 滅=2'Ajus' 2A5MHZ = 1 9 . 6 = ( 1 0 0 1 1 ) ^ 
The decoded Ntick is for further determination of symbol data-1 or data-0 by 
comparing the value to RTcal/2. 
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Fig 4-33 Measured Frequency output for backscatter modulation. 
To demonstrate the clock frequency for encoding function, Fig 4-33 shows two 
of the selected frequencies measurement for backscatter modulation,/FMO. 
4.5. Summary 
In this chapter, the design challenges of the clock generator are covered. The 
major design challenges like power consumption and frequency accuracy of the clock 
generator under PVT variations are highlighted. 
Two new architectures are introduced. One is the clock recovery circuits for 
clock frequency calibration and the other is the integration of PIE decoder to the clock 
generator. 
The new clock recovery circuits demonstrate the ability of confining a large 
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clock frequency variation over PVT to a small one which is fully complied with the 
EPC C1G2 Standard. Design and measurement of the proposed clock recovery circuit 
for the EPC C1G2 protocol, based on the property of the PIE downlink data and a 
digital FLL, to achieve continuous clock frequency calibration has been presented in 
this paper. The proposed circuit works over a wide supply range (0.75 V to 1.3 V)， 
and its maximum power consumption is only 1.8 ^W at 1-V supply. The measured 
clock frequency error is within -3.2%/ +1.2% of the target frequency of 2.56 MHz. 
The measured frequency error shows close result to the design calculation. The 
measurement results also reveal that the proposed clock recovery circuit is robust 
against the PVT variations. It has been shown that the proposed CRC achieves 
outstanding balance between the clock accuracy and the power consumption. 
Moreover, its digital FLL structure enables reliable and reconfigurable feature for 
future development. 
The proposed embedding of PIE decoder to clock generator concentrated in 
power consumption reduction. The design of low power signal processing front-end 
for UHF passive RFID transponder is presented. Fabricated in a 0.13-|im CMOS 
process, the front-end circuit occupies an active area of 240)xmx260^m and operates 
from a supply between 0.7 V and 1.3 V. The measurement results for 0.85 V are 
reported. With the merging of the PIE decoder with the clock generator and the low 
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power ring oscillator design, the RFID transponder front-end achieves a very low 
power consumption of 850 nW. The low power feature makes the transponder to have 
greater reading distance. 
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5. ASK Modulator 
5.1. Introduction to ASK Modulator in RFD Transponder 
The ordinary uplink of radio receiving terminal to the transmitting terminal is 
similar to the transmitter end that have an up converter followed by a modulator. Most 
receiving ends do have a power amplifier for uplink transmission to further boost up 
the communication range. However, this is not feasible in power-budget limited 
passive RFID transponders. Instead, the transponders make use of wave reflection 
phenomenon for uplink communication. 
Continuous Wave _ 
\ / y ) ) \ / 
RFID I C C ( IRFID 
Reader Tag 
Modulated Uplink Wave 
Fig 5-1 Backscattering of RFID Transponder. 
Fig 5-1 illustrates the uplink case. During uplink, RFID interrogator will emit a 
continuous wave (CW) with only the carrier frequency to energize the RFID 
transponder. The transponder will modulate the incoming continuous wave by 
modulating its input impedance. 
尸 从 = 水 ( 3 0 ) 
Pr is the incident wave power to the transponder. Since the input impedance is 
being modulated during uplink period. The wave reflective index Ftag is changing. 
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Therefore the reflected wave power Pbk is changing. The interrogator detects P^/tand 
so the uplink signal from transponder is received. The whole uplink communication is 
called backscattering communication [5-1], [5-2]. 
Normally, designer would like to have a deep modulation depth for 
backscattering communication as the received power in the interrogator is very low. 
Deeper modulation depth makes less BER at the interrogator. The major design 
challenge for the backscattering modulator is how to increase the modulation depth. 
The backscattering modulations mainly have two types, PSK and ASK modulation. 
Some finds PSK modulation performs better than ASK modulation [5-3]. However, 
ASK modulator is easier to design than PSK modulator. To maximize the modulation 
depth, one would increase the ratio of following equation. 
r , _ ^tagj - Zani ^ lag _2 + ^ ant (3” 
[2 ^tag_\ + ^anl ^tag_2 ~ ^ant 
There are two states of input impedance of the transponder during backscattering, Fi 
and 厂2. The ratio of them depends on the input impedance of the transponder in the 
two states Ztagj and Ztagj and the impedance of antenna The input impedance of 
the transponder depends on the integrated effects of the impedance modulator and the 
impedance of the transponder circuit itself. Most of the time, the input impedance of 
the transponder is very hard to determine. It is because this impedance is dominated 
by the nonlinear impedance of the voltage multiplier. The input impedance of the 
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voltage multiplier changes time-to-time based on the input power level as well as the 
internal power consumption level of the transponder. The prediction of Z,agj and 
Z,ag 2 is hard and hence hard to optimize the transponder backscattering modulation 
quality. 
Based on the above reason, this transponder design adopted ASK modulator 
rather than PSK modulator based on the ease of ASK modulator implementation may 
bring back the modulation quality due to easier estimation. 
5.2. ASK Modulator Design 
The adopted ASK modulator with the RFID transponder can be modeled as in Fig 
5-2. The modulator is a MOS switch. Vsw is modulating signal to turn the switch on or 
off. Csw is the parasitic capacitor originated from the switch and Ron is the impedance 
of the switch when the switch is on. 
. Y 
Ro^ h p/SW|RFID 
丄严 ^ ‘ Tag 
Fig 5-2 Modulator model for transponder. 
From the model, (31) is modified to 
Y � f f — tag - Off - ant ^lag _on + ^ani (32) 
•p 7 y _ 7 
L on 乙 lag - Off 卞乙 atu ^ tag _on ~ ant 
Foff and Ztag—off is reflective index and input impedance of the transponder when 
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the modulator switch is turned off respectively. Fon and Ztag_ofr is reflective index and 
input impedance of the transponder when the modulator switch is turned on 
respectively. 
To aid the design, (32) is further modified to become 
让 ~ '^lag_0ff 一 Z,ag_„„ = ^lag II ^sw_off — ^tag II ^sw_on . (33) 
To maximize (32)，it means to maximize AZ in (33). AZ depends on Z,ag. During 
design stage Ztag is assumed to common found range 200 Q. to 1000 Q. [5-4], [5-5]. 
The plot of AZ across switch size with different Ztag is in Fig 5-3. 
AZ with different Ztag @l=130nm 
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Fig 5-3 AZ versus switch transistor size plot for different loading Z^B. 
The transistor size is design around W/L = 40/0.13 because the selected region is 
close to "maximum" for each loading condition. 
5.3. ASK Modulator Measurement 
The measurement setup is shown in Fig 5-4. The backscattering modulation is 
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recorded by the CRO at the third terminal of the circulator. The measurement kits are 
the same as the setup in Fig 3-14. 
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Fig 5-4 Measurement setup for backscattering measurement. 
Fig 5-5 is the measurement waveforms of the backscattering modulation signal 
Vsw and the signal RF900MHZ. The backscattering pattern is generated only if the 
baseband processor validated the downlink signal. So Fig 5-5 shows the successful 
functioning of the entire transponder. 
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Fig 5-5 Link frame, (a) Measured RF900MHZ signal including downlink and uplink duration, (b) The 
modulation signal for the modulator MOS switch. 
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Fig 5-6 Zoom in the backscattering period of Fig 5-5. Measured RF900MHZ signal Including downlink 
and uplink duration, (b) The modulation signal for the modulator MOS switch. 
Fig 5-6 shows the zoom in of the backscattering signal in Fig 5-5. It can be 
observed from Fig 5-6 that when the modulation signal Vsw is high (modulator switch 
turned on), the reflected signal is larger. While reflected signal is smaller for Vsw is 
low. It is because the transponder has matched to 50 Q which is the common antenna 
resistance. So when the modulation switch is turned on, the input impedance is 
mismatched. Hence more power is reflected. 
From Fig 5-6 the modulation index is just 5.5 %. It is a very small number. This 
is because the commonly found input impedance 200 to 1000 H is not suitable for 
this design. By further experiment, the input impedance is found to be dominated by 
voltage multiplier and is around only as stated in Chapter 3. This huge gap 
between design value and real value makes the modulation depth unacceptable. The 
future design should anticipate more on the dominated input impedance factor, the 
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voltage multiplier for better modulator design. 
5.4. Summary 
The backscattering phenomenon has explained for the uplink communication of 
the transponder. The design and optimization of the ASK modulator for backscattering 
communication is covered. 
Fabricated in UMC 0.13-fim CMOS process, from measurement the modulator 
has only 5.5 % modulation depth which is subnormal low. The reason of poor 
performance of the modulator is mainly due to the miss estimation of input impedance 
of the transponder. Future improvement is thus possible for the integrated transponder 
design based on this experience. After all, the functionality of the whole transponder 
in this run is verified since correct backscattering pattern is found only if the baseband 
processor can successfully interpret the information from the front-end and be able to 
modulate the front-end. 
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This thesis presents new signal front-end designs for a passive UHF RFID 
transponder. The important aspects of the performance impact from the signal 
front-end design on the entire transponder are addressed. The designs were fabricated 
in four C M O S technologies, namely, a 90-nm, a 130-nm，a 180-nm and a 0.35卞m 
technology. It was found that the use of more advanced CMOS technology is not 
necessarily an advantage for the transponder design. Different technologies in fact 
raise different problems. The more advanced one has the leakage problem which 
degrades the performance of the transponder. The older 0.35-|xm technology uses 
higher threshold voltages which makes the design troublesome to voltage multiplier 
and ASK demodulator. Perhaps the most suitable one is the 180-nm process. 
The major effort reported in this thesis focused on the circuit design to bring a 
stable and good performance to the transponder. The major contributions of this 
research are on the A S K demodulator and the clock generator. 
For the A S K demodulator, a shunt configuration ASK envelope detector is 
proposed for adapting to a larger power level input range. Fabricated in a 0.13-^m 
CMOS, the new A S K demodulator occupies an active chip area of llO^im x 160^m 
consumes less than 400 n W internal power at 1.2-V supply, while the supply voltage 
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ranges from 0.5 V to 1.3 V. The proposed ASK envelope detector provides a input 
power range from -10 dBm t o + 1 8 dBm, with a 10 dBm improvement comparing with 
no current adaptive feature according to simulation results. 
For the clock generator, a low power clock recovery circuit is proposed to ensure 
the robust generation of frequency over PVT variations. Fabricated in a 0.18-|im 
CMOS, the clock recovery circuit occupies an active chip area of 0.22 consumes 
less than 2 (xW power at 1-V supply, while the supply voltage ranges from 0.75 V to 
1.3 V. The proposed clock recovery circuit provides a calibrated frequency of 
2.56 MHz, with a frequency deviation is within -3.2% to +1.2% over PVT variations. 
The clock frequency is thus more stable from time to time and transponder to 
transponder. 
Moreover, an integration of PIE decoder to clock generator architecture is 
proposed. The integration can bring down the power consumption via the reduction of 
signal activity. Fabricated in a 0.13-^m CMOS process, the front-end circuit with PIE 
decoder embedded occupies an active area of 240|imx260^im and operates from a 
supply between 0.7V and 1.3V supply voltage. The measurement results for 0.85V are 
reported. With the merging of the PIE decoder with the clock generator and the low 
power ring oscillator design, the RFID transponder front-end achieves a very low 
power consumption of 850 nW. 
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Most of the proposed designs are verified by experiments and should benefit to 
the industry. 
6.2. Future Development 
The ASK modulator, which plays a very important role in the completion of 
RFID system communication, does not give good experimental results. It is mainly 
because of the mis-estimation of the input impedance of the voltage multiplier. So this 
part can be further improved based on the obtained experimental results. Moreover, 
more complicated modulator (like PSK modulator) architecture can be investigated 
for better backscattering quality. 
The work for clock recovery circuit is a proof-of-the-concept design and the PIE 
decoder is not implemented. A correct PIE decoding operation is assumed. In fact, 
there are many ways to implement the decoder. The simplest way is to use a separate 
oscillator to clock the PIE decoder. Also, there are many PIE decoder designs that do 
not rely on the fosc, such as the one reported by Sung-Jin Kim, et al, in "An ultra low 
power U H F RFID tag front-end for EPCglobal Gen2 with novel clock-free decoder," 
in Proc. IEEE Int. Symp. Circuits and Systems, May. 2008，pp. 660-663. However, 
these methods requiring extra functional units to support the CRC and thus leads to 
unavoidable of increase of power consumption. The most effective way is to taylor 
made a decoder based on the proposed clock divider reuse in CRC architecture for the 
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PIE decoder. The difficulty of this method lies on an adjustable data-0 and data-1 
distinguishing threshold. But the output of the loop filter in the CRC can provide the 
changes of the frequency information of the DCO. By the use of such information, the 
threshold can be adjusted accordingly. 
Furthermore, the reading distance is highly depending on the power consumption 
of the transponder. To extend the present work for a reading distance of 20 meters, it 
needs lower the power consumption to as low as 1 |LIW. SO the stripping of power 
consumption is critical to the improvement. Though low power robust clock generator 
is proposed, the power consumption is still a lot higher than 1 |LIW. However, the 
supply voltage used for the entire transponder is based on the suggested nominal 
operation voltage. There numerous room for reducing power for the entire system. For 
example, sub-threshold operation can be considered due to no high frequency 
component is required to be generated internally. By using sub-threshold operation, 
the power consumption in sub-micron order can be achieved. 
Finally, the ASK demodulator design flow has been described in the work. A 
more concise and easier design flow can be summarized in future development so that 
a more design effective flow can be used by the industry. 
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